Low power sensor
AssigneeRed Wing Technologies, Inc.
InventorJomar G. Ochoco
Life of this patent
Estimating the term…
Abstract
Embodiments of the present disclosure relate to methods, sensors, and systems for low power sensing. One method for low power sensing includes receiving a detection signal from a detector of a sensor to a delay flip flop (DFF). The method includes switching a DFF output state in response to a switching of the detection signal, when the DFF is reset, transmitting an event report signal from the DFF to a processor of the sensor when the DFF output state switches, and maintaining the DFF output in a steady state, when the DFF is not reset.
Claims33
A method for low power sensing, comprising:
- receiving a first detection signal from a detector of a sensor to a delay flip flop (DFF);
- switching a DFF output state in response to the first detection signal;
- transmitting an event report signal from the DFF to a processor of the sensor when the DFF output state switches;
- receiving a second detection signal from a detector of a sensor to the DFF;
- and
- maintaining the DFF output in a steady state after the DFF output state is switched in response to the first detection signal such that an event report signal is not transmitted from the DFF to the processor based on the second detection signal, wherein the first and the second detection signals are received before the DFF is reset.
A sensor, comprising:
- a detector;
- and
- logic circuitry, including a first component having an output coupled to a processor, the output capable of changing between at least a first logic state and a second logic state, the logic circuitry configured to:
- output the first logic state prior to receiving a first detection signal from the detector;
- change the output to the second logic state upon receipt of the first detection signal, the output change signaling the processor of the first detection signal;
- and
- receive a second detection signal from the detector while maintaining the output at the second logic state such that the processor is not signaled of the second detection signal, wherein the first and the second detection signals are received prior to the first component receiving a reset signal.
A sensing system, comprising:
- a sensing device including:
- a processor;
- a memory coupled to the processor;
- and
- a sensor coupled to the processor, the sensor including:
- a detector;
- a delay flip flop (DFF);
- and
- logic circuitry configured to:
- determine one or more sensing events of the detector;
- transmit a signal to an input of the DFF when the one or more sensing events occur;
- and
- signal the processor when an output of the DFF switches from a first logic state to a second logic state, wherein a first sensing event switches the output of the DFF from the first to the second logic state, and wherein at least one sensing event subsequent to the first sensing event occurs prior to the DFF receiving a reset signal such that the at least one subsequent sensing event does not switch the output of the DFF;
- and
- a base station including:
- a transceiver;
- a processor coupled to the transceiver;
- a memory coupled to the processor;
- and
- wherein the transceiver receives a signal from the sensing device indicating one or more sensing events have been determined.
Dependencies are inferred from the claim text.