Method for checking an interface
AssigneeDr. Johannes Heidenhain GmbH
InventorsRobert Wastlhuber, Alfons Baumgartner
Life of this patent
Estimating the term…
Abstract
A method for examining an interface to a plurality of peripheral units of a numeric control system includes, firstly, an initialization step in which an unequivocal identification character is written into an identification character register of each peripheral unit, the register functioning in response to an address bus. The identification character register is read out in an examination step and is compared with an expected value. If an identification character does not tally with the corresponding expected value, an error message is produced, and if all of the identification characters tally with the corresponding expected values, the addressing of all of the peripheral units by the address bus is deemed successful.
Claims5
A method for checking an interface to a plurality of peripheral units of a numerical control system, comprising:
- an initialization step including writing, with non-inverted addressing, unique identification data into an identification register of each peripheral unit addressed via an address bus;
- and
- a first checking step including:
- reading identification data from the identification registers, with inverted addressing;
- comparing the identification data read in the reading step to expected values that correspond to the unique identification data written in the initialization step;
- and
- one of (a) generating an error message in response to non-agreement of identification data with a corresponding expected value and (b) detecting a successful addressing of all peripheral units via the address bus in response to agreement of all identification data with respective expected values.
A device for checking an interface to a plurality of peripheral units of a numerical control system, comprising:
- means for writing, with non-inverted addressing, unique identification data into an identification register of each peripheral unit addressed via an address bus;
- means for reading, with inverted addressing identification data from the identification registers;
- means for comparing the identification data read by the reading means to expected values that correspond to the unique identification data written by the writing means;
- and
- means for one of (a) generating an error message in response to non-agreement of identification data with a corresponding expected value and (b) detecting a successful addressing of all peripheral units via the address bus in response to agreement of all identification data with respective expected values.
Dependencies are inferred from the claim text.