System and method to analyze low yield of wafers caused by abnormal lot events
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsWen Jen Chiu, Wei-Chin Shiau, Chen Hsin Hsiung, Kuan Liang Wu, Yu-Jye Lan, Shiaw-Lin Chi, Chia Hui Hsu, Ming Tsang Yu
Life of this patent
Estimating the term…