Decoder for memory device
AssigneeSpansion LLC
InventorTakao Akaogi
Life of this patent
Estimating the term…
Abstract
A decoder for a memory device includes driving devices each applying a respective line voltage to a respective line of the memory device when turned on. The decoder also includes a control device coupled to the plurality of driving devices at a common node for generating a voltage that controls the driving devices to turn on or off. Also, a capacitor coupled to the common node increases the voltage at the common node from an initial boost voltage to a final boost voltage. Thus, a line of a memory device is driven to a boost voltage with minimized area and wiring complexity.
Claims18
A decoder for a memory device, the decoder comprising:
- a plurality of driving devices each applying a respective line voltage to a respective line of the memory device when turned on;
- a control device coupled to the plurality of driving devices at a common node for generating a voltage at the common node for controlling the driving devices to turn on or off;
- and
- a capacitor, coupled to the common node, wherein a charge stored in the capacitor increases the voltage at the common node from an initial boost voltage to a final boost voltage;
- and wherein the control device has substantially same constant control voltages applied thereon during generation of both the initial boost voltage and the final boost voltage at the common node.
A method for driving lines in a memory device, comprising:
- turning on a plurality of driving devices to apply a respective line voltage to each of a plurality of lines of the memory device;
- controlling the driving devices to turn on or off by adjusting a voltage generated at a common node coupling the plurality of driving devices;
- storing charge in a capacitor coupled to the common node for increasing the voltage at the common node from an initial boost voltage to a final boost voltage;
- and
- applying substantially same constant control voltages on the control device during generation of both the initial boost voltage and the final boost voltage at the common node.
Dependencies are inferred from the claim text.