Peak detection circuit with double peak detection stages
AssigneeMediatek Inc.
InventorsTse-Hsiang Hsu, Yung-Yu Lin, Chih-Cheng Chen
Life of this patent
Estimating the term…
Loading patent…
AssigneeMediatek Inc.
InventorsTse-Hsiang Hsu, Yung-Yu Lin, Chih-Cheng Chen
Estimating the term…
A peak detection circuit with double peak detection stages includes an analog peak detector, an analog-to-digital converter (ADC), and a digital peak detector. The analog peak detector receives an analog input signal, detects a peak value of the analog input signal with a first period, and outputs an analog peak signal. The ADC receives the analog peak signal and converts it into a digital signal. The digital peak detector receives the digital signal, detects the peak value of the digital signal with a second period longer than the first period, and outputs a digital peak signal. Therefore, the analog peak signal will not decay seriously due to the leakage and the digital peak signal can hold the digital peak value for a long time.
A peak detection circuit with double peak detection stages, comprising:
Dependencies are inferred from the claim text.