Loading patent…
AssigneeActel Corporation
InventorsArunangshu Kundu, Venkatesh Narayanan, John McCollum, William C. Plants
Estimating the term…
A routing architecture in a field programmable gate array (FPGA) having a plurality of logic clusters wherein each logic cluster has at least two sub-clusters. The logic clusters are arranged in rows and columns and each logic clusters has a plurality of receiver components, a plurality of transmitter components, at least one buffer module, at least one sequential logic component and at least one combinatorial logic component. A first-level routing architecture is programmably coupled to the logic clusters and a second-level routing architecture is programmably coupled to the logic clusters and to the first-level routing architecture through at least one of the transmitter components and at least one of the receiver components.
A field programmable gate array (FPGA) comprising:
Dependencies are inferred from the claim text.