Back to results
US 7,120,415 B2Granted
Radio receiver
AssigneeKoninklijke Philips Electronics N.V.
InventorsBrian J. Minnis, Paul A. Moore
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeKoninklijke Philips Electronics N.V.
InventorsBrian J. Minnis, Paul A. Moore
Estimating the term…
A radio receiver is configurable to operate in both low-IF and zero-IF modes with maximum re-use of of analogue and digital circuitry between modes. The receiver comprises a quadrature down-converter (108,110,112,114) for generating in-phase (I) and quadrature (Q) signals at an intermediate frequency and a complex filter (516) for performing image rejection filtering. In the low-IF mode, one of the outputs (Q) of the filter (516) is terminated, the other (I) is digitised by a non-complex ADC (520), then the digital signal is filtered and decimated. Quadrature-related IF signals are then re-generated before down-conversion and demodulation. In the zero-IF mode, both outputs of the filter (516) are digitised and processed in parallel before demodulation. By enabling analogue-to-digital conversion and channel filtering to be performed at low-IF on non-complex signals, use of just two non-complex ADCs (120,1620) is possible, thereby avoiding duplication of circuitry and providing significant power savings.
A radio receiver operable in a zero-IF and a low-IF mode, comprising an input for a radio frequency signal, including quadrature down-conversion means for translating the radio frequency signal to an intermediate frequency and for generating in-phase and quadrature signals, first and second analogue-to-digital conversion means for digitising each of the in-phase and quadrature signals, wherein means for disabling operation of one of the first and second analogue-to-digital conversion means when the receiver operates in a low IF mode, low-IF digital signal processing means are provided for operating on a single digitised signal to generate decoded digital output data in the low-IF mode and zero-IF digital signal processing means are provided for operating on in-phase and quadrature digitised signals to generate decoded digital output data in the zero-IF mode.
An integrated circuit comprising a radio receiver, said radio receiver comprising:
A method of operating a radio receiver in a zero-IF and a low-IF mode, comprising the steps of:
Dependencies are inferred from the claim text.