Back to results
US 7,120,068 B2Granted
Column/row redundancy architecture using latches programmed from a look up table
AssigneeMicron Technology, Inc.
InventorsVinod Lakhani, Benjamin Louie
Life of this patent
Estimating the term…
Abstract
A scheme for defective memory column or row substitution is disclosed which uses a programmable look-up table to store new addresses for column selection when certain column or row addresses are received. The new addresses are loaded into a programmable fuse latch each time an address transition is detected in the input address.
Claims65
A memory device, comprising:
- a plurality of memory lines, each associated with a plurality of elements;
- and
- a memory line remapping circuit for receiving a first address of a selected memory line to be used in a memory operation and for substituting a redundant memory line for the first memory line for use in said memory operation if said first selected memory line is defective;
- said remapping circuit comprising a look up table responsive to at least a portion of said first address to select a second address associated with a defective memory line;
- a plurality of reloadable latches for receiving and latching said second address and a comparator for comparing said second address with said first address.
2 more elements
A processor system comprising:
- a processor;
- and
- a memory device for exchanging data with said processor, said memory device comprising:
- a plurality of memory lines;
- a memory line remapping circuit for receiving a first address of a selected memory line to be used in a memory operation and for substituting a second memory line for the first memory line for use in said memory operation;
- said memory line remapping circuit comprising a look up table responsive to said first address to select a second address of said second memory line and a plurality of reloadable latches for receiving and latching said second address.
3 more elements
A method of operating a memory device, said method comprising:
- receiving a first address of a selected a memory line for a memory operation;
- receiving a second address to select a third address from a lookup table, said second address corresponding to said first address;
- and
- loading said third address into a plurality of reloadable latches,
- using said third address to substitute a redundant memory line for a defective memory line.
2 more elements
Dependencies are inferred from the claim text.