Back to results
US 7,120,053 B2Granted
Semiconductor intergrated circuit device with a main cell array and a fuse cell array whose word lines and bit lines are extended in the same directions
AssigneeKabushiki Kaisha Toshiba
InventorsShigeru Atsumi, Masao Kuriyama, Akira Umezawa, Hironori Banba, Tadayuki Taura, Hidetoshi Saito
Life of this patent
Estimating the term…
Abstract
A semiconductor integrated circuit device includes a main cell array, a fuse cell array, main cell word lines arranged at the main cell array, and fuse cell word lines arranged at the fuse cell array. The fuse cell word lines are formed in a same direction as a direction of the main cell word lines.
Claims8
A semiconductor integrated circuit device comprising:
- a main cell array;
- a fuse cell array;
- a fuse cell data latch circuit which latches data from the fuse cell array;
- main cell word lines arranged at the main cell array;
- and
- fuse cell word lines arranged at the fuse cell array, the fuse cell word lines being formed in a same direction as a direction of the main cell word lines.
3 more elements
A semiconductor integrated circuit device comprising:
- a main cell array;
- a fuse cell array;
- a fuse cell data latch circuit which latches data from the fuse cell array;
- main cell word lines arranged at the main cell array, the main cell word lines extending in a row direction;
- main cell bit lines crossing the main cell word lines, the main cell bit lines extending in a column direction;
- fuse cell word lines arranged at the fuse cell array, the fuse cell word lines extending in the row direction;
- and
- fuse cell bit lines crossing the fuse cell word lines, the fuse cell bit lines extending in the column direction.
5 more elements
Dependencies are inferred from the claim text.