Decoding variable length codes while using optimal resources
AssigneeTexas Instruments Incorporated
InventorSoyeb N Nagori
Life of this patent
Estimating the term…
Abstract
In one aspect, code-words of variable lengths are decoded using a multi-stage decoding approach, with different stages being of different sizes (and thus accepting input data of corresponding number of bits). According to another aspect, the same bit positions are used for storing symbol information and offset value in case of hit and miss results respectively, thereby reducing the width of the entries of the decoding table. According to yet another aspect, conditional processing is avoided by providing a common arithmetic operation when decoding code-words in various escape modes, but using neutral operand values in case the operation is not required.
Claims13
A method of decoding a plurality of code-words to generate a corresponding plurality of symbols, said code-words being of variable length, said method comprising:
- maintaining data representing a first stage and a second stage,
- receiving first input data and then said second input data,
- wherein said first stage providing a first entry in response to receiving said first input data containing a first number of bits, and said second stage providing a second entry in response to receiving said second input data containing a second number of bits,
- said first input data and said second input data respectively forming a first code-word and a second code-word,
- wherein said first number is not equal to said second number, and said first stage and said second stage are used to decode said plurality of code-words,
- wherein said first entry indicates a miss result representing that additional lookup operation is required in said second stage to generate a first symbol corresponding to said first code-word, and
- said first entry further indicating that said second stage operates with input data of said second number of bits as input data.
A computer readable medium carrying one or more sequences of instructions for causing a system to decode a plurality of code-words to generate a corresponding plurality of symbols, said code-words being of variable length, wherein execution of said one or more sequences of instructions by one or more processors contained in said system causes said one or more processors to perform the actions of:
- maintaining data representing a first stage and a second stage,
- receiving first input data and then said second input data,
- wherein said first stage providing a first entry in response to receiving said first input data containing a first number of bits, and said second stage providing a second entry in response to receiving said second input data containing a second number of bits,
- said first input data and said second input data respectively forming a first code-word and a second code-word,
- wherein said first number is not equal to said second number, and said first stage and said second stage are used to decode said plurality of code-words,
- wherein said first entry indicates a miss result representing that additional lookup operation is required in said second stage to generate a first symbol corresponding to said first code-word, and
- said first entry further indicating that said second stage operates with input data of said second number of bits as input data.
Dependencies are inferred from the claim text.