Timing controller and controlled delay circuit for controlling timing or delay time of a signal by changing phase thereof
AssigneeFujitsu Limited
InventorYoshinori Okajima
Life of this patent
Estimating the term…
Abstract
A controlled delay circuit has a first gate chain, and a second gate chain. The first gate chain is used to measure a time difference between a changeover point of a first control signal and a changeover point of a second control signal. The second gate chain, which receives third signals generated in the first gate chain and representing the time difference, is used to provide an appropriate delay time from an input to an output depending on the time difference. The controlled delay circuit is capable of properly controlling the timing of the control signal according to the period of the control signal.
Claims12
A timing controller comprising:
- a first circuit which generates a first delay time to an external clock;
- a second circuit which generates a second delay time to an output of said first circuit;
- and
- a time difference expander for expanding a time difference between a first changeover point of an output of said second circuit and a second changeover point of the output of said first circuit to provide an output signal from said time difference expander having an equalized changeover point with respect to said external clock.
A timing controller comprising:
- a first internal circuit which generates a first delay time to a control signal;
- a time difference expander for expanding a time difference between a first changeover point of an output of said first internal circuit and a second changeover point of an output of a specific part of said first internal circuit;
- and
- a second internal circuit which generates a second delay time to an output of said time difference expander, the first changeover point being produced by a cycle of the control signal, the second changeover point being produced by the next cycle of the control signal, a delay time of said second internal circuit being substantially equal to a delay time of the specific part of said first internal circuit.
A timing controller comprising:
- a first delay circuit receiving a first clock signal and outputting a second clock signal;
- a variable delay circuit, receiving the first and second clock signals and delaying the second clock signal, and having a delay time determined by expanding a time difference between a first changeover point of the first clock signal and a second changeover point of the second clock signal;
- and
- a second delay circuit connected to said first delay circuit and said variable delay circuit in series, and thereby said timing controller generates a control clock signal having a given time difference with respect to the first clock signal.
An electronic circuit having a timing controller and an output buffer, said output buffer receiving a control clock signal and outputting signal in response to the control clock signal, said timing controller comprising:
- a first delay circuit receiving a first clock signal and outputting a second clock signal;
- a variable delay circuit, receiving the first and second clock signals and delaying the second clock signal, and having a delay time determined by expanding a time difference between a first changeover point of the first clock signal and a second changeover point of the second clock signal;
- and
- a second delay circuit connected to said first delay circuit and said variable delay circuit in series, and thereby said timing controller generates said control clock signal having a given time difference with respect to the first clock signal.
Dependencies are inferred from the claim text.