Method and apparatus for efficient implementation and evaluation of state machines and programmable finite state automata
AssigneeCisco Systems, Inc.
InventorHarshvardhan Sharangpani
Life of this patent
Estimating the term…
Loading patent…
AssigneeCisco Systems, Inc.
InventorHarshvardhan Sharangpani
Estimating the term…
A method and apparatus for efficient implementation and evaluation of state machines and programmable finite state automata is described. In one embodiment, a state machine architecture comprises a plurality of node elements, wherein each of the plurality of node elements represents a node of a control flow graph. The state machine architecture also comprises a plurality of interconnections to connect node elements, a plurality of state transition connectivity control logic to enable and disable connections within the plurality of interconnections to form the control flow graph with the plurality of node elements, and a plurality of state transition evaluation logic coupled to the interconnections and operable to evaluate input data against criteria, the plurality of state transition evaluation logic to control one or more state transitions between node elements in the control flow graph.
A hardware architecture for the implementation of computational and control flow graphs, the architecture comprising:
An architecture for the implementation of computational and control flow graphs, the architecture comprising:
A hardware architecture for implementing computational and control flow graphs for realization of programmable non-deterministic Finite State Automata to evaluate regular expressions, the hardware architecture comprising:
Dependencies are inferred from the claim text.