Variably controlled delay line for read data capture timing window
AssigneeSun Microsystems, Inc.
InventorsCong Q. Khieu, Louise Gu
Life of this patent
Estimating the term…
Loading patent…
AssigneeSun Microsystems, Inc.
InventorsCong Q. Khieu, Louise Gu
Estimating the term…
Disclosed is a method and circuit for variably controlling a delay line for a read data capture timing window. In one embodiment, the circuit includes a variably controlled delay circuit coupled to a FIFO. The variably controlled delay circuit receives an input strobe signal. The variably controlled delay circuit also receives a multibit control code. The variably controlled delay circuit transmits the input strobe signal after a time delay, wherein the time delay varies according to the multibit control code. The FIFO is coupled to the variably controlled delay circuit and receives the time delayed strobe signal therefrom. The FIFO receives an input data bit signal. The FIFO stores the input data bit signal in response to receiving the time delayed strobe signal.
An apparatus comprising:
An apparatus comprising:
A method comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.