System and method to receive data
AssigneeSigmatel, Inc.
InventorSteven Vu
Life of this patent
Estimating the term…
Loading patent…
AssigneeSigmatel, Inc.
InventorSteven Vu
Estimating the term…
A system and method of receiving data is disclosed. The system includes an analog to digital converter, registers to store a plurality of digital samples provided by the analog to digital converter, and a state machine coupled to the registers. The state machine detects jitter or drift in at least one of the digital samples and provides a digital value for the digital sample based on at least one other of the plurality of digital samples. In a particular embodiment, the samples are each comprised of a plurality of data segments, and the state machine applies a virtual frame to the data segments of the digital sample and shifts the virtual frame to include at least one data segment of the other digital sample.
An integrated circuit comprising:
A method, comprising:
A method comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
No related US applications are recorded in the indexed filing history.
Of noise: of phase error, e.g. jitter
Analogue/digital conversion; Digital/analogue conversion: analogue/digital converters
Coding
Term ended 30 Jun 2025 (estimated)
The disclosure relates generally to systems and methods to receive data.
Electronic devices often receive and transmit data streams to other devices. These data streams may be transmitted in a variety of formats, such as the Universal Serial Bus (USB) format. In some cases, it may be advantageous for an electronic device receiving data streams to separate the received data into frames. However, received data streams may be subject to drift, jitter, or other inconsistencies that make it more difficult to for the receiving device to accurately identify the contents of each frame. These inconsistencies can corrupt the data stream and lead to loss of data or a degradation of performance.
Accordingly, there is a need for an improved system and method to receive digital data.
FIG. 1 is a block diagram of a particular embodiment of an integrated circuit for receiving a digital data stream;
FIG. 2 is a flow chart of a method of applying a virtual frame to a plurality of digital samples of a received digital data stream.
FIG. 3A is a general diagram that illustrates application of a virtual frame applied to a plurality of samples of a received digital data stream;
A system and method of receiving data is disclosed. The system includes an analog to digital converter, registers to store a plurality of digital samples provided by the analog to digital converter, and a state machine coupled to the registers. The state machine detects jitter or drift in at least one of the digital samples and provides a digital value for the digital sample based on at least one other of the plurality of digital samples. In a particular embodiment, the samples are each comprised of a plurality of data segments, and the state machine applies a virtual frame to the data segments of the digital sample and shifts the virtual frame to include at least one data segment of the other digital sample.
The method includes receiving a digital data stream, storing a first sample of the digital data stream and storing a second sample of the digital data stream after storing the first sample. The first and second samples each include a plurality of data segments. The method further includes applying a virtual frame to the first sample by aligning a portion of the virtual frame with a first data segment of the first plurality of data segments and shifting the virtual frame.
In FIG. 1, a particular embodiment of an integrated circuit 100 that receives a digital data stream is illustrated. The integrated circuit 100 includes an input pin 102 coupled to an analog to digital converter 104. The analog to digital converter 104 is coupled to a data lock loop 106. The data lock loop 106 includes a set of registers 108 coupled to a state machine 110. The state machine 110 is further coupled to an edge location register 120. The data lock loop 106 is also coupled to a controller 112.