Nonvolatile semiconductor memory and method of manufacturing the same
AssigneeKabushiki Kaisha Toshiba
InventorsKoji Sakui, Toshiharu Watanabe
Life of this patent
Estimating the term…
Abstract
A trench region 14 is formed in a memory cell P-type well 13. Two NAND-type memory cell units ND1 and ND2 are respectively formed along both side wall portions of this trench region 14. A floating gate FG and a control gate CG in these NAND-type memory cell units ND1 and ND2 are formed self-aligningly without using memory cell units ND1 and ND2 is formed via an interlayer dielectric 30. The bit line pitch of this bit line BL is set at 2 F. Hence, the size of a nonvolatile semiconductor memory can be reduced.
Claims3
A method of manufacturing a nonvolatile semiconductor memory including a memory cell array having a plurality of NAND-type memory cell units, each of which has a plurality of rewritable nonvolatile memory cell transistors connected in series, each of which has a charge storage layer and a control gate, the method comprising:
- forming a trench in a substrate;
- forming first insulating films for memory cell transistors on both side wall portions of the trench;
- forming first insulating films for select gate transistors on both side wall portions of the trench;
- forming a pair of the charge storage layers on surface sides of the first insulating films for the memory cell transistors formed on both the side wall portions of the trench;
- forming a pair of first gate electrodes on surface sides of the first insulating films for the select gate transistors formed on both the side wall portions of the trench;
- forming a second insulating film so as to cover the pair of charge storage layers on surface sides of the pair of charge storage layers formed on both the side wall portions of the trench;
- forming the control gate shared by the pair of charge storage layers so as to fill a space formed by the second insulating film;
- forming a second gate electrode shared by the pair of first gate electrodes so as to fill a space between the pair of first gate electrodes;
- forming a word line which is electrically connected to the control gate and extends continuously;
- and
- forming a select gate line which is electrically connected to the second gate electrode and extends continuously.
Dependencies are inferred from the claim text.