Approach to improve line end shortening including simultaneous trimming of photosensitive layer and hardmask
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsMing-Jie Huang, Hun-Jan Tao
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsMing-Jie Huang, Hun-Jan Tao
Estimating the term…
A process is described for transferring a photoresist pattern into a substrate. In one embodiment a stack comprised of a top photoresist layer, a middle ARC layer, and a bottom hardmask is formed over a gate electrode layer. A line in the photoresist pattern is anisotropically transferred through the ARC and hardmask. Then an isotropic etch to trim the linewidth by 0 to 50 nm per edge is performed simultaneously on the photoresist, ARC and hardmask. This method minimizes the amount of line end shortening to less than three times the dimension trimmed from one line edge. Since a majority of the photoresist layer is retained, the starting photoresist thickness can be reduced by 1000 Angstroms or more to increase process window. The pattern is then etched through the underlying layer to form a gate electrode. The method can also be used to form STI features in a substrate.
A method for patterning a semiconductor wafer comprising:
Dependencies are inferred from the claim text.