Device and method for ensuring that a signal always reaches its destination after a fixed number of clock cycles
AssigneeFujitsu Limited
InventorFinbar Naven
Life of this patent
Estimating the term…
Loading patent…
AssigneeFujitsu Limited
InventorFinbar Naven
Estimating the term…
In a semiconductor integrated circuit device (700) in which variation in a minimum propagation time of a transmission signal from a source node (SN) to a destination node (DN) is sufficiently large, relative to a clock period (T) at an intended clock frequency of the device, to cause variation in a clock cycle in which the transmission signal reaches the destination node (DN) a plurality of clocked elements (8000 to 8003) are connected in series between the source and destination nodes for causing a shift signal (SS0 to SS4), representing the transmission signal present at the source node (SN) in a first clock cycle, to be shifted from the source node (SN) to the destination node (DN) through the series of clocked elements (8000 to 8003) one clocked element (800i) per predetermined number of clock cycles. The series of clocked elements (8000 to 8003) is connected and arranged such that variation (vi) in a propagation time of the shift signal (SSi) from one clocked element (800i-1) to the next clocked element (800i) is sufficiently small, relative to the clock period (T), that a clock cycle in which the shift signal (SSi) reaches the next clocked element (800i) does not vary, whereby the shift signal (SS4) always reaches the destination node (DN) a fixed number of clock cycles after the first clock cycle.
A semiconductor integrated circuit device in which variation in a minimum propagation time of a transmission signal from a source node to a destination node is sufficiently large, relative to a clock period at an intended clock frequency of the device, to cause variation in a clock cycle in which the transmission signal reaches the destination node, the device comprising:
A method of propagating a transmission signal from a source node to a destination node in a semiconductor integrated circuit device in which variation in a minimum propagation time of said transmission signal from said source node to said destination node is sufficiently large, relative to a clock period at an intended clock frequency of the device, to cause variation in a clock cycle in which the transmission signal reaches the destination node, the method comprising:
A semiconductor integrated circuit device in which variation in a minimum propagation time of a transmission signal from a source node to a destination node is sufficiently large, relative to a clock period at an intended clock frequency of the device, to cause variation in a clock cycle in which the transmission signal reaches the destination node, the device comprising:
A method of propagating a transmission signal from a source node to a destination node in a semiconductor integrated circuit device in which variation in a minimum propagation time of the transmission signal from the source node to the destination node is sufficiently large, relative to a clock period at an intended clock frequency of the device, to cause variation in a clock cycle in which the transmission signal reaches the destination node, said method comprising:
Dependencies are inferred from the claim text.