Drive method, a drive circuit and a display device for liquid crystal cells
AssigneeSeiko Epson Corporation
InventorsAkihiko Ito, Shoichi Iino
Life of this patent
Estimating the term…
Loading patent…
AssigneeSeiko Epson Corporation
InventorsAkihiko Ito, Shoichi Iino
Estimating the term…
A multiplex driving method is provided for a liquid crystal cell device having a liquid crystal layer disposed between a pair of substrates, a plurality of row electrodes arranged on one of the substrates and a plurality of column electrodes arranged on the other substrate. The method comprises the steps of sequentially selecting a group of the plurality of row electrodes during a selection period, simultaneously selecting the row electrodes comprising the group, and dividing and separating the selection period into a plurality of intervals within one frame period.
A drive circuit for a display device having a plurality of scanning electrodes to which a selection signal and a non-selection signal are applied and a plurality of signal electrodes to which a data signal is applied, said drive circuit comprising:
A drive circuit for a display device having a plurality of scanning electrodes to which a selection signal and a non-selection signal are applied and a plurality of signal electrodes to which a data signal is applied, said drive circuit comprising:
A liquid crystal display apparatus comprising:
A liquid crystal display apparatus comprising:
A display apparatus comprising:
A display apparatus comprising:
A drive circuit for a display device having a plurality of scanning electrodes to which a selection signal and a non-selection signal are applied and a plurality of signal electrodes to which a data signal is applied, said drive circuit comprising:
A liquid crystal display apparatus comprising:
A display apparatus comprising:
A display apparatus comprising:
A display apparatus comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
From the US filing history. Foreign family members aren’t listed.
Details of drivers for scan electrodes: suitable for passive matrices only
Control of matrices with row and column drivers: using a passive matrix
Using a passive matrix: using active addressing
Display of intermediate tones: by amplitude modulation
Term ended 6 Oct 2013 (estimated)
This application is also related to application Ser. No. 08/457,688, filed May 31, 1995, issued as U.S. Pat. No. 5,963,189, and application Ser. No. 09/277,585, filed Mar. 26, 1999, issued as U.S. Pat. No. 6,208,323.
The present invention generally relates to a driving apparatus and a driving method for a liquid crystal display having a plurality of row electrodes and column electrodes. More particularly, the invention relates to such an apparatus and a method in which the row electrodes are divided into groups, each group being sequentially selected and the row electrodes within each group being simultaneously selected.
Matrix liquid crystal displays such as, twisted nematic (TN) and super twisted nematic (STN), are known in the art. Reference is made to FIGS. 21(a)–(e) and 22 in which a conventional matrix liquid crystal display is provided. A liquid crystal panel generally indicated as 1 is composed of a liquid crystal layer 5, a first substrate 2 and a second substrate 3 for sandwiching the liquid crystal layer 5 therebetween. A group of column electrodes Y1–Ym are oriented on substrate 2 in the vertical direction and a plurality of row electrodes X1–Xn are formed on substrate 3 in substantially the horizontal direction to form a matrix. Each intersection of column electrodes Y1–Ym and row electrodes X1–Xn forms a display element or pixel 7. Display pixels 7 having the open circle indicate an ON state and those pixels having a blank indicate an OFF state.
In the drawings, wherein like reference characters denote similar elements throughout the several views.
FIGS. 1(a)–(d) show the applied voltage waveforms in accordance with the first embodiment of a driving method of the liquid crystal display according to the present invention.
FIG. 2 shows a top view of a general configuration of the liquid crystal display.
Referring to FIGS. 4–6, a preferred example of a liquid crystal panel driving circuit according to the present invention is illustrated. More specifically, FIG. 4 illustrates a preferred drive circuit, FIG. 5 illustrates a preferred row electrode driver circuit and FIG. 6 illustrates a preferred column electrode driver circuit. Of course, while the circuits of FIGS. 4–6 are preferred, persons of ordinary skill in the art who have read this description will recognize that various modifications and changes may be made therein. The driving circuit is for driving a liquid crystal display panel 1, as shown in FIG. 22. In the preferred embodiment, the liquid crystal display panel comprises m column electrodes, Y1–Ym, and n row electrodes, X1–Xn. The intersections of the m column electrodes and n row electrodes form n×m pixels. In the preferred embodiment the n row electrodes are arranged in j groups of row electrodes, and each of the j groups of row electrodes comprise i row electrodes. In accordance with the invention, each of the j groups of row electrodes are selected sequentially, and each of the i row electrodes within each group are simultaneously selected. A detailed explanation of the driving method is presented hereinbelow.
Turning to FIG. 4, reference numeral 1 denotes the row electrode driver and reference numeral number 2 represents the column electrode driver. Details of the row and column electrode driver circuits will be explained hereinbelow and are shown in FIGS. 5 and 6, respectively. Reference numeral 3 represents the frame memory, reference numeral 4 represents an arithmetic operations circuit; reference numeral 5 represents a row electrode data generation circuit; reference numeral 30 represents a clock circuit; reference numeral 6 represents a first latch and reference numeral 31 represents a second latch circuit.
FIG. 5 illustrates a block diagram of the row electrode driver 1. In this drawing, reference numeral 11 is a first shift register; reference numeral 12 is a third latch circuit; reference numeral 13 is a first decoder circuit; reference numeral 14 is a first level shifter; and reference numeral 15 are first analog switches.