Low profile package having multiple die

A semiconductor device, comprising:

• at least first and second semiconductor die, each having respective electrodes on opposing surfaces thereof;
• a lead frame including first and second separate die pad areas, the at least first semiconductor die being disposed on and electrically coupled to the first die pad area and the at least second semiconductor die being disposed on and electrically coupled to the second die pad area;
• at least first and second terminal leads, the at least first terminal lead being electrically connected to and extending from one edge of the first die pad and the at least second terminal lead being electrically connected to and extending from one edge of the second die pad;
• a third plurality of terminal leads being separated from one another, from the at least first and second terminal leads, and from the first and second die pads;
• first bonding wire connecting one surface of the first semiconductor die to at least one of the plurality of terminal leads;
• second bonding wire connecting one surface of the second semiconductor die to at least another one of the plurality of terminal leads;
• and
• a housing for encapsulating the at least first and second semiconductor die and the bonding wire, and wherein all terminal leads are parallel and extend beyond a periphery of the housing along a single common edge;
• and
• wherein the device conforms to a TO-220 package standard.

A semiconductor device, comprising:

• a first and a second MOSFET die, each having a drain electrode on one surface, and a gate electrode and a source electrode on another opposing surface thereof;
• a lead frame comprising first and second separate die pad areas, the first MOSFET die being disposed on the first die pad such that the drain electrode thereof is electrically coupled to the first die pad, and the second MOSFET die being disposed on the second die pad such that the drain electrode thereof is electrically coupled to the second die pad;
• a first plurality of terminal leads wherein the first die pad and the source electrode of the second MOSFET die are electrically connected to at least a first of said first plurality of terminal leads and wherein the second die pad is electrically connected to at least a second of said first plurality of terminal leads, said at least first and second terminal leads of the first plurality of terminal leads being separated from each other;
• a second plurality of terminal leads being separated from the first plurality of terminal leads and from the first and second die pads wherein the source electrode of the first MOSFET die is electrically connected to at least a first of said second plurality of terminal leads, wherein the gate electrode of the first MOSFET die is electrically connected to at least a second of said second plurality of terminal leads, and wherein the gate electrode of the second MOSFET die is electrically connected to at least a third of said second plurality of terminal leads, said at least first, second, and third terminal leads of the second plurality of terminal leads being separated from one other;
• and
• a housing for encapsulating the first and second MOSFET die, and wherein all terminal leads are parallel and extend beyond a periphery of the housing along a single common edge.

A semiconductor device for housing a half bridge circuit, said device comprising:

• a lead frame comprising first and second separate die pad, the first die pad being in permanent electrical connection with at least one terminal lead, and the second die pad being in permanent electrical connection with at least one other terminal lead;
• a plurality of terminal leads being separated from one another, from the first and second die pads, and from the terminal leads in permanent electrical connection with the first and second die pads;
• first and second semiconductor die, each having a drain electrode on one surface and a gate electrode and a source electrode on another opposing surface thereof, wherein the first semiconductor die is disposed on and electrically coupled to the first die pad and the second semiconductor die is disposed on and electrically coupled to the second die pad;
• first bonding wire connecting one surface of the second semiconductor die to the first die pad such that the first and second semiconductor die form a half bridge circuit;
• second bonding wire connecting the gate electrode of the second semiconductor die to at least a first of the plurality of terminal leads;
• third bonding wire connecting the gate electrode of the first semiconductor die to at least a second of the plurality of terminal leads;
• and
• a housing for encapsulating the first and second semiconductor die and the bonding wire, and wherein all terminal leads extend beyond a periphery of the housing along a single common edge.

A semiconductor device for housing a half bridge circuit, said device comprising:

• a lead frame comprising first and second separate die pad, the first die pad being electrically connected to at least one terminal lead, and the second die pad being electrically connected to at least one other terminal lead;
• a plurality of terminal leads being separated from one another, from the first and second die pads, and from the terminal leads electrically connected to the first and second die pads;
• first and second semiconductor die, each having on opposing surfaces thereof respective electrodes, wherein the first semiconductor die is disposed on and electrically coupled to the first die pad and the second semiconductor die is disposed on and electrically coupled to the second die pad;
• first bonding wire connecting one surface of the second semiconductor die to the first die pad such that the first and second semiconductor die form a half bridge circuit;
• second bonding wire connecting one surface of the second semiconductor die to at least a first of the plurality of terminal leads;
• third bonding wire connecting one surface of the first semiconductor die to at least a second and a third of the plurality of terminal leads;
• and
• a housing for encapsulating the first and second semiconductor die and the bonding wire;
• wherein the at least first and second terminal leads are intended for controlling the half bridge circuit, and wherein the at least third terminal lead, together with the at least one terminal lead electrically connected to the second die pad, are intended for interfacing the half bridge circuit;
• and
• wherein the device conforms to a TO-220 package standard.