Method for clock synchronization validation in integrated circuit design
AssigneeAtrenta, Inc.
InventorsMohamed Shaker Sarwary, Mohammad Movahed Ezazi, Bernard Murphy
Life of this patent
Estimating the term…
Abstract
Unsynchronized clock-domain crossings in the design of integrated circuit are detected by searching for clock-crossing domains. For each clock-crossing that does not include an explicit synchronization cell, an analysis determines if the clock is stable crossing the domains.
Claims15
A method for detecting unstable clock-domain crossings in a design of an integrated circuit (IC), comprising:
- determining clock-domain crossings in the design and;
- making a stability determination for a clock-domain crossing lacking a structural synchronization cell determined in the design,
- wherein the stability determination is made based on satisfaction of a stability function.
A computer program product, including a computer readable medium with computer instructions, for use by a computer to perform operations for detecting unstable clock-domain crossings in a design of an integrated circuit (IC), the operations comprising:
- determining clock-domain crossings in the design;
- and
- making a stability determination for a clock-domain crossing lacking a structural synchronization cell determined in the design,
- wherein the stability determination is made based on satisfaction of a stability function.
A computer system, adapted to implement a method for detecting unstable clock-domain crossings in a design of an integrated circuit (IC), comprising:
- a processor;
- and
- a memory including software instructions adapted to enable the computer system to perform the operations of:
- determining clock-domain crossings in the design;
- and
- making a stability determination for the clock-domain crossing lacking a structural synchronization cell determined in the design,
- wherein the stability determination is made based on satisfaction of a stability function.
Dependencies are inferred from the claim text.