Semiconductor circuit device
AssigneeKabushiki Kaisha Toshiba
InventorSeiichi Tomita
Life of this patent
Estimating the term…
Abstract
To provide a semiconductor circuit device including a synchronous frequency divider which counts input clock signals and outputs a counted value, a selector circuit which receives signals of bits of the counted value output from the synchronous frequency divider and outputs a carry look-ahead signal of predetermined bits as an operation-processing effective-state signal in accordance with a selector signal, and an integrated circuit portion which uses a clock signal input to the synchronous frequency divider as a source clock and whose operating frequency is switched in accordance with the operation-processing effective-state signal.
Claims12
A semiconductor circuit device comprising:
- a synchronous frequency divider which counts input clock signals and outputs a counted value;
- a selector circuit which receives signals of bits of the counted value output from the synchronous frequency divider and outputs a carry look-ahead signal of predetermined bits as an operation-processing effective-state signal in accordance with a selector signal;
- and
- an integrated circuit portion which uses the input clock signals input to the synchronous frequency divider as a source clock signal and whose operating frequency is switched in accordance with the operation-processing effective-state signal,
- wherein the integrated circuit portion comprises an operating-frequency selection circuit which transfers a predetermined signal while the operation-processing effective-state is active.
A semiconductor circuit device comprising:
- a synchronous frequency divider which counts input clock signals and outputs a counted value;
- a selector circuit which outputs a comparison result between the counted value by the frequency divider and a set value as an operation-processing effective-state signal;
- and
- an integrated circuit portion which uses the input clock signals input to the synchronous frequency divider as a source clock signal and whose operating frequency is switched in accordance with the operation-processing effective-state signal,
- wherein the integrated circuit portion comprises an operating-frequency selection circuit for transferring a predetermined signal while the operation-processing effective-state signal is active.
Dependencies are inferred from the claim text.