Methods relating to the reconstruction of semiconductor wafers for wafer-level processing
AssigneeMicron Technology, Inc.
InventorsYong Kian Tan, Wuu Yean Tay
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsYong Kian Tan, Wuu Yean Tay
Estimating the term…
Methods relating to the reconstruction of semiconductor wafers for wafer-level processing are disclosed. Selected semiconductor dice having alignment cavities formed in a surface thereof are placed in contact with liquid, gel or other flowable alignment droplets in a similar pattern protruding from a substrate to position the dice through surface tension interaction. The alignment droplets are then solidified to maintain the positioning and an underfill is disposed between the dice and the fixture to strengthen and maintain the reconstructed wafer. A fixture plate may be used in combination with the underfill to add additional strength and simplify handling. The reconstructed wafer may be subjected to wafer-level processing, wafer-level testing and burn-in being particularly facilitated using the reconstructed wafer. Alignment droplets composed of sacrificial material may be removed from the reconstructed wafer and the resulting void filled to form interconnects or contacts on the resulting dice.
A process for reconstructing a semiconductor wafer, comprising:
A process for reconstructing a semiconductor wafer, comprising:
A method of performing wafer-level processing on a number of separate semiconductor dice, the method comprising:
Dependencies are inferred from the claim text.