Method of semiconductor device assembly including fatigue-resistant ternary solder alloy
AssigneeTexas Instruments Incorporated
InventorKejun Zeng
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorKejun Zeng
Estimating the term…
Method for assembling a semiconductor device having fatigue-resistant interconnection fillet provides a semiconductor chip with at least one solder bump comprising an alloy of tin and lead with a melting temperature higher than the solder paste used. Further, a solder paste (preferably binary) is provided, which comprises tin and about 2.5 weight percent silver, and has a melting temperature of about 221° C. The solder bump is brought in contact with the solder paste, the bump is partially immersed in the paste, and thermal energy is supplied to reflow the solder paste at about 235° C. The amount of energy and time after the reflow of the paste is controlled so that the molten paste dissolves a pre-determined amount of the solder bump (lead and tin) to form a ternary alloy of about eutectic composition (about 1.62 weight % Ag, 36.95 weight % Pb, 61.43 weight % Sn) without melting the solder bump.
A method for the assembly of a semiconductor device having fatigue-resistant interconnection elements, comprising the steps of:
Dependencies are inferred from the claim text.