Bit error resilience for an internet protocol stack
AssigneeTelefonaktiebolaget LM Ericsson (publ)
InventorsJohan Söderberg, Lars Westberg
Life of this patent
Estimating the term…
Loading patent…
AssigneeTelefonaktiebolaget LM Ericsson (publ)
InventorsJohan Söderberg, Lars Westberg
Estimating the term…
The invention concerns the bit error resilience of an IP protocol stack based on a secure link layer, in which packet flows are header compressed according to a suitable header compression standard. By analyzing each packet at the link layer, it can be determined whether the packet is a full header packet, in which case the link layer checksum evaluation is used as normal for discarding faulty full header packets, or a header compressed packet, in which case the link layer checksum evaluation is ignored and the packet is propagated upwards in the protocol stack. This solution not only allows for more intelligent higher-level handling of faulty header compressed packets, but also solves the problem of properly protecting full header packets at the link layer. In order to compensate for ignoring the link layer checksum evaluation for header compressed packets, header protection is introduced at the header compression level of the link layer by using one or more local checksums. The invention is particularly applicable to delay-sensitive real-time data such as compressed voice or video.
A bit error resilience method for an Internet Protocol (IP) stack based on a secure link layer having functionality for packet error detection, wherein said protocol stack resides within one physical node, said method comprising the steps of:
A bit error resilience system for an Internet Protocol (IP) stack based on a secure link layer having means for checksum error evaluation, wherein said protocol stack resides within one physical node, said system comprising:
Dependencies are inferred from the claim text.