Decimation filter
AssigneeNippon Precision Circuits Inc.
InventorsHiroyuki Kawanishi, Akira Toyama
Life of this patent
Estimating the term…
Loading patent…
AssigneeNippon Precision Circuits Inc.
InventorsHiroyuki Kawanishi, Akira Toyama
Estimating the term…
Folding noises into signal bands are reduced and steeper cutoff characteristics are achieved without any increase in the scale of the circuit of a decimation filter attributable to the order of the filter coefficients and the bit precision of the same. Smaller attenuations are achieved in regions that do not contribute to folding noises, and filter coefficients are used to primarily attenuate signal components in regions contributing to folding noises and having a certain band width located about frequencies that are integral multiples of a decimated sampling frequency of 8 fs, thereby reducing folding noises compared to the prior art. Attenuations smaller than those in the prior art are achieved in other regions that do not contribute to folding noises to allow the filter coefficients to be used to make cutoff characteristics steeper accordingly, thereby achieving steeper cutoff characteristics while keeping folding noises at the level of the prior art.
A decimation filter for accepting first data at a first sampling frequency and outputting second data at a second sampling frequency, for removing folding noises from an output signal produced from said second data and having an output signal bandwidth, comprising:
Dependencies are inferred from the claim text.