Row redundancy circuit
AssigneeHynix Semiconductor Inc.
InventorChang Hyuk Lee
Life of this patent
Estimating the term…
Loading patent…
AssigneeHynix Semiconductor Inc.
InventorChang Hyuk Lee
Estimating the term…
A row redundancy circuit includes a fuse box group array, a redundant row predecoder and a redundant sub-row decoder. The fuse box group array includes a plurality of fuse box groups to detect row addresses. The redundant row predecoder performs a logic operation on an output signal from the fuse box groups to selectively activate a redundant main wordline corresponding to a plurality of redundant sub-wordlines. The redundant sub-row decoder performs a logic operation on output signals from the fuse box groups, which are classified into group signals corresponding to the number of fuse boxes in each fuse box group, to output a boosting signal for selectively activating the plurality of sub-wordlines corresponding to the each redundant main wordline. In the row redundancy circuit, the current consumption due to generation of unnecessary boosting signals can be minimized because the boosting signal is prevented from being disabled and then enabled in every precharge mode.
A row redundancy circuit comprising:
Dependencies are inferred from the claim text.