Integrated digital calibration circuit and digital to analog converter (DAC)
AssigneeAnalog Devices, Inc.
InventorsDennis A. Dempsey, Thomas G. O'Dwyer, Oliver J. Brennan, Alan Walsh, Tudor Vinereanu
Life of this patent
Estimating the term…
Abstract
An integrated digital calibration circuit and digital to analog converter includes a digital to analog converter (DAC) and a digital calibration circuit including a memory for storing predetermined end point coefficients of the digital to analog converter transfer function; and an arithmetic logic unit for applying the end point coefficients to the DAC input signal to adjust the end points of the DAC and/or analog signal chain.
Claims58
An integrated programmable digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- and
- a digital calibration circuit including a memory for storing predetermined end point coefficients of said digital to analog converter transfer function, said end point coefficients including a zero scale and a full scale coefficient;
- and an arithmetic logic unit for applying the end point coefficients to the DAC input signal to adjust the end points of said DAC.
A programmable digital calibration system including an integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- an analog signal circuit responsive to said DAC;
- and
- a digital calibration circuit including a memory for storing the predetermined end point coefficients of said DAC transfer function, said end point coefficients including a zero scale and a full scale coefficient;
- and an arithmetic logic unit for applying the end point coefficients to the DAC input signal to adjust for the end points of said DAC and said analog signal circuit.
A programmable integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter;
- and
- a digital calibration circuit including a memory for storing the predetermined offset coefficient and gain coefficient of said digital to analog converter (DAC) and an arithmetic logic unit including an arithmetic circuit having a multiplier circuit for multiplying the DAC input by the gain coefficient and an adder circuit for adding the offset coefficient to said input signal to adjust the gain and offset of said DAC, said arithmetic circuit including a divider circuit for dividing the product of the DAC input and the gain coefficient before adding it to the offset coefficient.
A programmable digital calibration system including an integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- an analog signal circuit responsive to said DAC;
- and
- a digital calibration circuit including a memory for storing the predetermined offset coefficient and gain coefficient of said DAC and said analog signal circuit;
- and an arithmetic logic unit including an arithmetic circuit having a multiplier circuit for multiplying the DAC input by the gain coefficient and an adder circuit for adding the offset coefficient to said input signal to adjust the gain and offset of said DAC and said analog signal circuit, said arithmetic circuit including a divider circuit for dividing the product of the DAC input and the gain coefficient before adding it to the offset coefficient.
A programmable integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- and
- a digital calibration circuit including a memory for storing predetermined zero scale and full scale coefficients of said digital to analog converter (DAC) and an arithmetic logic unit including an arithmetic circuit for algebraically combining the zero scale output and ideal output and normalizing them by the least significant bit (LSB) value to obtain the zero scale coefficient and combining the full scale output and ideal output and normalizing them by the LSB to obtain the full scale coefficient and applying those coefficients to the input signal to the DAC to adjust the zero scale and full scale of said DAC.
A programmable digital calibration system including an integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- an analog or mixed signal circuit responsive to said DAC;
- and
- a digital calibration circuit including a memory for storing predetermined zero scale and full scale coefficients of said DAC and said analog signal circuit;
- and an arithmetic logic unit including an arithmetic circuit for algebraically combining the zero scale output and ideal output and normalizing them by the least significant bit (LSB) value to obtain the zero scale coefficient and combining the full scale output and ideal output and normalizing them by the LSB to obtain the full scale coefficient and applying those coefficients to the input signal of the DAC to adjust for the zero scale and full scale offsets of said DAC and said analog signal circuit.
An integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- and
- a digital calibration circuit including a memory for storing predetermined complements of the end point errors of said digital to analog converter transfer function, said complements of said end point errors including zero scale and full scale error coefficients;
- and an arithmetic logic unit for applying the complements of the end point errors to the DAC input signal to compensate for the end point errors of said DAC.
A digital calibration system including an integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- an analog signal circuit responsive to said DAC;
- and
- a digital calibration circuit including a memory for storing the predetermined complements of the end point error of said DAC transfer function, said complements of said end point errors including zero scale and full scale error coefficients;
- and an arithmetic logic unit for applying the complements of the end point errors to the DAC input signal to compensate for the end point errors of said DAC and said analog signal circuit.
An integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- and
- a digital calibration circuit including a memory for storing predetermined zero scale and full scale error coefficients of said digital to analog converter (DAC) and an arithmetic logic unit including an arithmetic circuit for algebraically combining the zero scale output and ideal output and normalizing them by the least significant bit (LSB) value to obtain the zero scale error coefficient and combining the full scale output and ideal output and normalizing them by the LSB to obtain the full scale error coefficient and applying those error coefficients to the input signal to the DAC to compensate for the zero scale and full scale errors of said DAC.
A digital calibration system including an integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- an analog or mixed signal circuit responsive to said DAC;
- and
- a digital calibration circuit including a memory for storing predetermined zero scale and full scale error coefficients of said DAC and said analog signal circuit;
- and an arithmetic logic unit including an arithmetic circuit for algebraically combining the zero scale output and ideal output and normalizing them by the least significant bit (LSB) value to obtain the zero scale error coefficient and combining the full scale output and ideal output and normalizing them by the LSB to obtain the full scale error coefficient and applying those error coefficients to the input signal of the DAC to compensate for the zero scale and full scale offset errors of said DAC and said analog signal circuit.
An integrated programmable digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- and
- a digital calibration circuit including a memory for storing predetermined endpoint coefficients of said digital to analog converter transfer function;
- and an arithmetic logic unit for applying the endpoint coefficients to the DAC input signal to adjust the end points of said DAC, said end point coefficients including the offset coefficient and gain coefficient, said arithmetic logic unit including:
- an arithmetic circuit having a multiplier circuit for multiplying the DAC input by the gain coefficient,
- an adder circuit for adding the offset coefficient to said input signal, and
- a divider circuit for dividing the product of the DAC input and the gain coefficient before adding it to the offset coefficient.
An integrated programmable digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- and
- a digital calibration circuit including a memory for storing predetermined endpoint coefficients of said digital to analog converter transfer function;
- and an arithmetic logic unit for applying the endpoint coefficients to the DAC input signal to adjust the end points of said DAC, said end point coefficients including the offset coefficient and gain coefficient, said arithmetic logic unit including:
- an arithmetic circuit having a multiplier circuit for multiplying the DAC input by the gain coefficient,
- an adder circuit for adding the offset coefficient to said input signal, and
- a second adder for combining a second constant with the gain coefficient before it is multiplied by the DAC input.
An integrated programmable digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC);
- a digital calibration circuit including a memory for storing predetermined end point coefficients of said digital to analog converter transfer function, said end point coefficients including a zero scale and a full scale coefficient;
- and
- an arithmetic logic unit for applying the end point coefficients to the DAC input signal to adjust the end points of said DAC, said arithmetic logic unit including an arithmetic circuit for algebraically counting the zero output and ideal output and normalizing them by the least significant bit (LSB) value to obtain the zero scale coefficient and combining the full scale output and ideal output and normalizing them by the LSB to obtain the full scale coefficient and applying those coefficients to the input signal to the DAC.
An integrated programmable digital calibration circuit and digital to analog converter comprising;
- a digital to analog converter;
- and
- a digital calibration circuit including a memory for storing the predetermined offset coefficient and gain coefficient of said digital to analog converter (DAC) and an arithmetic logic unit including an arithmetic circuit having a multiplier circuit for multiplying the DAC input by the gain coefficient and an adder circuit for adding the offset coefficient to said input signal to adjust the gain and offset of said DAC, said arithmetic circuit including a second adder for combining a second constant with the gain coefficient before it is multiplied by the DAC input.
A programmable digital calibration system including an integrated digital calibration circuit and digital to analog converter comprising:
- a digital to analog converter (DAC)
- an analog signal circuit responsive to said DAC;
- a digital calibration circuit including a memory for storing the predetermined offset coefficient and gain coefficient of said DAC and said analog signal circuit;
- and
- an arithmetic logic unit including an arithmetic circuit having a multiplier circuit for multiplying the DAC input by the gain coefficient and an adder circuit for adding the offset coefficient to said input signal to adjust the gain and offset of said DAC and said analog signal circuit, said arithmetic circuit including a second adder for combining a second constant with the gain coefficient before it is multiplied by the DAC input.
An integrated digital calibration circuit and digital to analog converter comprising;
- a digital to analog converter (DAC);
- a digital calibration circuit including a memory for storing predetermined complements of the end point errors of said digital to analog converter transfer function, said complement of said end point errors including the zero scale and full scale error coefficients;
- and
- an arithmetic logic unit for applying the complements of the end point errors to the DAC input signal to compensate for the end point errors of said DAC, said arithmetic logic unit including an arithmetic circuit for algebraically counting the zero scale output and ideal output and normalizing them by the least significant bit (LSB) value to obtain the zero scale error coefficient and combining the full scale output and ideal output and normalizing them by the LSB to obtain the full scale error coefficient and applying those error coefficients to the input signal to the DAC.
Dependencies are inferred from the claim text.