Interconnect structure and method for fabricating the same
AssigneeNanya Technology Corporation
InventorsTse-Yao Huang, Yi-Nan Chen, Chih-Ching Lin
Life of this patent
Estimating the term…
Loading patent…
AssigneeNanya Technology Corporation
InventorsTse-Yao Huang, Yi-Nan Chen, Chih-Ching Lin
Estimating the term…
A method for fabricating interconnects is provided. The method comprises forming a conducting line on a first dielectric layer; forming a first liner layer on the surfaces of the first dielectric layer and the conducting line; forming a second liner layer on the first liner layer; forming a second dielectric layer on the second liner layer, wherein the etching selectivity rate of the second dielectric layer is higher than the etching selectivity rate of the second liner; and patterning the second dielectric layer to form a contact window opening through the second liner layer and the first liner layer to expose the surface of the conducting line. Because the second dielectric layer having an etching rate higher than the etching rate of the second liner layer, the second liner layer can be used as an etch stop layer while patterning the second dielectric layer.
A method for fabricating interconnects, comprising:
Dependencies are inferred from the claim text.