Method of fabricating microelectronic package having a bumpless laminated interconnection layer
AssigneeIntel Corporation
InventorsSteven Towle, Paul H. Wermer
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsSteven Towle, Paul H. Wermer
Estimating the term…
A microelectronic device fabrication technology that places at least one microelectronic die within at least one opening in a microelectronic package core and secures the microelectronic die/dice within the opening(s) with an encapsulation material, that encapsulates at least one microelectronic die within an encapsulation material without a microelectronic package core, or that secures at least one microelectronic die within at least one opening in a heat spreader. A laminated interconnector of dielectric materials and conductive traces is then attached to the microelectronic die/dice and at least one of following: the encapsulation material, the microelectronic package core, and the heat spreader, to form a microelectronic device.
A method of fabricating a microelectronic package, comprising:
A method of fabricating a microelectronic package, comprising:
A method of fabricating a microelectronic package, comprising:
A method of fabricating a microelectronic package, comprising:
Dependencies are inferred from the claim text.