Receiver architecture using mixed analog and digital signal processing and method of operation
AssigneeNational Semiconductor Corporation
InventorsAbhijit M. Phanse, Peter J. Sallaway, James B. Wieser
Life of this patent
Estimating the term…
Loading patent…
AssigneeNational Semiconductor Corporation
InventorsAbhijit M. Phanse, Peter J. Sallaway, James B. Wieser
Estimating the term…
There is disclosed a transceiver for use in a high speed Ethernet local area network (LAN). The transceiver comprises: 1) front-end analog signal processing circuitry comprising: a) a line driver for transmitting an outgoing analog signal to an external cable; b) a DC offset correction circuit for reducing a DC component in an incoming analog signal; c) an echo canceller; d) an automatic gain control (AGC) circuit; and e) an adaptive analog equalization filter. The transceiver also comprises: 2) an analog-to-digital converter (ADC) for converting the analog filter incoming signal to a first incoming digital signal; and 3) digital signal processing circuitry comprising: a) a digital finite impulse response (FIR) filter; b) a digital echo cancellation circuit to produce a reduced-echo incoming digital signal; c) a digital automatic gain control (AGC) circuit; and d) a digital base line wander circuit.
A communication receiver integrated circuit, comprising:
A communication receiver apparatus, comprising:
For use in an integrated circuit, a method of receiving a communication, comprising:
Dependencies are inferred from the claim text.