Mechanism for recognizing and abstracting memory structures
AssigneeCadence Design Systems, Inc.
InventorsAlok Jain, Erich Marschner, Swapnajit Chakraborti
Life of this patent
Estimating the term…
Loading patent…
AssigneeCadence Design Systems, Inc.
InventorsAlok Jain, Erich Marschner, Swapnajit Chakraborti
Estimating the term…
A mechanism is disclosed for recognizing and functionally abstracting a column of memory cells. According to one embodiment, a column of n (where n is an integer greater than 1) memory cells is identified in a description of a circuit. One of the n memory cells is selected as a representative memory cell. Then, the column of n memory cells is represented as a single-memory-cell column comprising the representative memory cell. The column is thereafter functionally abstracted to derive a logic-level representation of the memory cell. After that is done, n−1 additional instances of the logic-level representation are generated. In this manner, the column of n memory cells is functionally abstracted as a column of n logic-level representations of the representative memory cell.
A computer implemented method for functionally abstracting a memory column, comprising:
An apparatus for functionally abstracting a memory column, comprising:
A computer readable medium, comprising:
Dependencies are inferred from the claim text.