US 7,031,369 B2Granted

Orthogonal code generating circuit

AssigneeMatsushita Electric Industrial Co., Ltd.

InventorsAsako Kurabe, Hirofumi Matsushita

Life of this patent

Estimating the term…

Loading patent…

Abstract

An orthogonal code generating circuit 10 is arranged by a counter circuit unit 12, a combination circuit unit 14 of orthogonal codes, and a control circuit unit 16. Furthermore, the combination circuit unit 14 is constructed of an AND gate 14a and an exclusive-OR gate 14b. The control circuit unit 16 outputs a decode output in response to a set code designation signal CNo. When a code generation starting signal ST is inputted, a counter circuit 12 starts to output a counter output. Both the decode output and the counter output are entered to the combination circuit unit 14 which AND-gates the corresponding output bits with each other, and thereafter, exclusively OR-gates the AND-gated outputs, and then outputs the exclusively OR-gated signal as serial data of an orthogonal code. As a consequence, since the conventional ROM unit for storing thereinto the orthogonal codes can be omitted, the circuit scale of the orthogonal code generating circuit 10 can be reduced.

Claims1

Dependent claims

An orthogonal code generating circuit for generating an orthogonal code which is defined as a code stream of a Hadamard matrix constructed of 2k×2k wherein “k” is an integer larger than, or equal to 0, comprising:

a counter circuit unit for counter-outputting code stream positional signals of said Hadamard matrix from a predetermined initial value up to a maximum value in an increment order when a code generation starting signal is entered into said counter circuit unit;
a control circuit unit for outputting a decode output based upon a code designation signal used to designate a code number of said Hadamard matrix;
and
a combination circuit unit for AND-gating said counter-output derived from said counter circuit unit and said decode output derived from said control circuit unit and for exclusively OR-gating output bits generated by said AND-gating to thereby output serial data of said orthogonal code,
wherein said control circuit unit outputs said decode output in such a manner that since a code length designation signal for designating a code length shorter than, or equal to a maximum code length is inputted, said code designation signal is used so as to designate a code length designated based upon said code length designation signal;
and
said combination circuit unit outputs said orthogonal code made based upon said code designation signal for the code length designated.

4 more elements

Dependencies are inferred from the claim text.