Digital line delay using a single port memory
AssigneeThomson Licensing
InventorsPaul Dean Filliman, Michael Dwayne Knox, David Leon Simpson
Life of this patent
Estimating the term…
Abstract
An apparatus for delaying video line data between a sending device and a receiving device is provided. The apparatus includes a single port random access memory (“RAM”) and a processing arrangement including a first storage device coupled to the RAM and a second storage device coupled to the RAM.
Claims15
An apparatus for delaying video line data between a sending device and a receiving device, the video line data including data corresponding to a previous video line and data corresponding to a present video line, the data corresponding to the previous video line including a first data portion and a second data portion, and the data corresponding to the present video line including a third data portion and a fourth data portion, the apparatus comprising:
- a single port random access memory (“RAM”) including a plurality of storage locations;
- and
- a processing arrangement including a first storage device coupled to the RAM and a second storage device coupled to the RAM, the processing arrangement configured to
- read the first data portion and the second data portion from one of the storage locations of the RAM,
- output the first data portion from the RAM to the receiving device,
- store the second data portion in the first storage device,
- store the third data portion from the sending device to the second storage device,
- write the third data portion from the second storage device and the fourth data portion from the sending device into the one of the storage locations of the RAM, and
- output the second data portion from the first storage device to the receiving device.
A method for delaying video line data between a sending device and a receiving device, the video line data including data corresponding to a previous video line and data corresponding to a present video line, the data corresponding to the previous video line including a first data portion and a second data portion, and the data corresponding to the present video line including a third data portion and a fourth data portion, the method comprising the steps of:
- reading the first data portion and the second data portion from a storage location of a single port random access memory (“RAM”);
- outputting the first data portion to the receiving device;
- storing the second data portion in a first storage device;
- storing the third data portion in a second storage device;
- writing the third data portion from the second storage device and the fourth data portion from the sending device into the storage location of the RAM;
- and
- outputting the second data portion from the first storage device to the receiving device.
Dependencies are inferred from the claim text.