Semiconductor package having built-in micro electric mechanical system and manufacturing method thereof
AssigneeCasio Computer Co., Ltd.
InventorYutaka Aoki
Life of this patent
Estimating the term…
Loading patent…
AssigneeCasio Computer Co., Ltd.
InventorYutaka Aoki
Estimating the term…
A semiconductor package includes a semiconductor structure having a plurality of electrodes for external connection which are provided on a semiconductor substrate, an insulation layer provided on the semiconductor structure, an upper wiring having connection pad portions and provided on the insulation layer such that at least parts of the upper wiring are connected to the electrodes for external connection of the semiconductor structure, a micro electric mechanical system electrically connected to parts of the connection pad portions of the upper wiring, pole electrodes provided so as to be electrically connected to other connection pad portions of the upper wiring, and an upper insulation film covering the vicinities of the pole electrodes and at least the vicinity of the micro electric mechanical system.
A semiconductor package comprising:
A semiconductor package comprising:
A semiconductor package comprising:
A manufacturing method for a semiconductor package, comprising:
Dependencies are inferred from the claim text.