Back to results
US 7,030,488 B2Granted
Packaged combination memory for electronic devices
AssigneeIntel Corporation
InventorDavid A. Kiss
Life of this patent
Estimating the term…
Abstract
A variety of different types of memory, providing a complete memory solution, may be packaged together with a processor. As a result, a variety of different memory needs may be available in one package, particularly for portable applications. The packaged integrated circuit may include a cross-point memory, and a volatile memory.
Claims16
A packaged combination memory comprising:
- an integrated non-volatile memory first circuit comprising a first memory type, said first circuit to mass store data;
- an integrated volatile memory circuit to cache and make frequent writes;
- an integrated non-volatile second circuit comprising a second memory type, said second circuit to store both data and code;
- an integrated non-volatile third circuit comprising a third memory type, said third circuit to store code, said first, second, and third memory types all being different from one another;
- a processor die coupled to said first, second, third, and non-volatile memory circuits to store information in a selected one of said circuits;
- and
- a semiconductor integrated circuit package containing said first, second, third, and non-volatile memory circuits as well as said processor.
4 more elements
A method comprising:
- packaging within one integrated circuit package a first circuit comprising a first memory type, said first circuit to mass store data, an integrated volatile memory circuit to cache and make frequent writes, an integrated circuit non-volatile second circuit comprising a second memory type, said second circuit to store both data and code, a third circuit to store code, said first, second, and third circuits all being non-volatile memories and being different from one another;
- and
- forming within said same package, a processor die coupled to said first, second, and third non-volatile memories and said volatile memory such that said processor to store information in a selected one of said circuits.
Dependencies are inferred from the claim text.