Method of forming MIS capacitor
AssigneeMicron Technology, Inc.
InventorsCem Basceri, Garo J. Derderian
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsCem Basceri, Garo J. Derderian
Estimating the term…
An MIS capacitor with low leakage and high capacitance is disclosed. A layer of hemispherical grained polysilicon (HSG) is formed as a lower electrode. Prior to the dielectric formation, the hemispherical grained polysilicon layer may be optionally subjected to a nitridization or anneal process. A dielectric layer of aluminum oxide (Al2O3), or a composite stack of interleaved layers of aluminum oxide and other metal oxide dielectric materials, is fabricated over the hemispherical grained polysilicon layer and after the optional nitridization or anneal process. The dielectric layer of aluminum oxide (Al2O3) or the aluminum oxide composite stack may be optionally subjected to a post-deposition treatment to further increase the capacitance and decrease the leakage current. A metal nitride upper electrode is formed over the dielectric layer or the composite stack by a deposition technique or by atomic layer deposition.
A method of forming an MIS capacitor on a semiconductor substrate, comprising the acts of:
A method of forming an MIS capacitor on a semiconductor substrate, comprising the acts of:
A method of forming an aluminum oxide MIS capacitor on a semiconductor substrate, comprising the acts of:
Dependencies are inferred from the claim text.