Arithmetic operation method for cyclic redundancy check and arithmetic operation circuit for cyclic redundancy check
AssigneeNEC Electronics Corporation
InventorShigenari Kotaka
Life of this patent
Estimating the term…
Abstract
An arithmetic operation method for a cyclic redundancy check is provided which is capable of performing a high-speed arithmetic operation for the cyclic redundancy check. A cyclic redundancy check 32 arithmetic operation is performed on byte data making up output data using a 32nd order generative polynomial. A cyclic redundancy check 16 arithmetic operation is performed on byte data making up the output data using a 16th order generative polynomial. The cyclic redundancy check 16 arithmetic operation is performed on byte data making up the output data and on arithmetic operation result being obtained in a midpoint in the cyclic redundancy check 32 arithmetic operation using the 16th order generative polynomial.
Claims12
An arithmetic operation method for a cyclic redundancy check in an arithmetic operation circuit which performs arithmetic operations for error detection on data to be transmitted using a plurality of generative polynomials and is used in a communications system in which transmission of said data is accomplished by adding a result from each of said arithmetic operations to said data, said arithmetic operation method comprising:
- first arithmetic operation processing by a first arithmetic operation section in which a first arithmetic operation is performed on said data by a specified number of bits using a first generative polynomial;
- second arithmetic operation processing by a second arithmetic operation section in which a second arithmetic operation is performed on said data by a specified number of bits using at least one piece of a second generative polynomial being same as or different from said first generative polynomial;
- and
- third arithmetic operation processing by a third arithmetic operation section in which a third arithmetic operation is performed on said data of a specified number of bits and on at least one piece of an arithmetic operation result being obtained at a midpoint in either of said first arithmetic operation or said second arithmetic operation, or in both said first arithmetic operation and second arithmetic operation.
An arithmetic operation method for a cyclic redundancy check in an arithmetic operation circuit which performs arithmetic operations for error detection on data to be transmitted using a plurality of generative polynomials and is used in a communications system in which transmission of said data is accomplished by adding a result from each of said arithmetic operations to said data, said arithmetic operation method comprising:
- first arithmetic operation processing by a first arithmetic operation section in which a first arithmetic operation is performed on said data by 32 bits using a thirty-second order generative polynomial;
- second arithmetic operation processing by a second arithmetic operation section in which a second arithmetic operation is performed on said data by 32 bits using a sixteenth order generative polynomial;
- and
- third arithmetic operation processing by a third arithmetic operation section in which a third arithmetic operation is performed on said data of 32 bits and on the first arithmetic operation result of 32 bits being obtained at a midpoint in said first arithmetic operation processing using said sixteenth order generative polynomial.
An arithmetic operation method for a cyclic redundancy check in an arithmetic operation circuit which performs arithmetic operations for error detection on data to be transmitted using a plurality of generative polynomials and is used in a communications system in which transmission of said data is accomplished by adding a result from each of said arithmetic operations to said data, said arithmetic operation method comprising:
- first arithmetic operation processing by a first arithmetic operation section in which a first arithmetic operation is performed on said data by 32 bits using a sixteenth order generative polynomial;
- second arithmetic operation processing by a second arithmetic operation section in which a second arithmetic operation is performed on said data by 32 bits using said sixteenth order generative polynomial;
- third arithmetic operation processing by a third arithmetic operation section in which a third arithmetic operation is performed on said data of 32 bits and on a first arithmetic operation result of 16 bits being obtained at a midpoint in said first arithmetic operation processing using said sixteenth order generative polynomial;
- fourth arithmetic operation processing by a fourth arithmetic operation section in which a fourth arithmetic operation is performed on said data by 32 bits using said sixteenth order generative polynomial;
- and
- fifth arithmetic operation processing by a fifth arithmetic operation section in which a fifth arithmetic operation is performed on said data of 32 bits, said first arithmetic operation result of 16 bits, and a second arithmetic operation result of 16 bits being obtained at a midpoint in said second arithmetic operation processing using said sixteenth generative polynomial.
An arithmetic operation circuit for a cyclic redundancy check which performs arithmetic operations for error detection on data to be transmitted using a plurality of generative polynomials and is used in a communications system in which transmission of said data is accomplished by adding a result from each of said arithmetic operations to said data, said arithmetic operation circuit comprising:
- a first arithmetic operation section to perform a first arithmetic operation on said data by a specified number of bits using a first generative polynomial;
- a second arithmetic operation section to perform a second arithmetic operation on said data by said specified number of bits using at least one piece of a second generative polynomial being same as or different from said first generative polynomial;
- and
- a third arithmetic operation section to perform a third arithmetic operation on said data of said specified number of bits and on at least one piece of an arithmetic operation result being obtained at a midpoint in either of said first arithmetic operation or said second arithmetic operation, or in both said first arithmetic operation and said second arithmetic operation using at least one piece of said second generative polynomial.
An arithmetic operation circuit for a cyclic redundancy check which performs arithmetic operations for error detection on data to be transmitted using a plurality of generative polynomials and is used in a communications system in which transmission of said data is accomplished by adding a result from each of said arithmetic operations to said data, said arithmetic operation circuit comprising:
- a first arithmetic operation section to perform a first arithmetic operation on said data by 32 bits using a thirty-second order generative polynomial;
- a second arithmetic operation section to perform a second arithmetic operation on said data by 32 bits using a sixteenth order generative polynomial;
- and
- a third arithmetic operation section to perform a third arithmetic operation on said data of 32 bits and on an arithmetic operation result of 32 bits being obtained at a midpoint in said first arithmetic operation section using said sixteenth order generative polynomial.
An arithmetic operation circuit for a cyclic redundancy check which performs arithmetic operations for error detection on data to be transmitted using a plurality of generative polynomials and is used in a communications system in which transmission of said data is accomplished by adding a result from each of said arithmetic operations to said data, said arithmetic operation circuit comprising:
- a first arithmetic operation section to perform a first arithmetic operation on said data by 32 bits using a sixteenth order generative polynomial;
- a second arithmetic operation section to perform a second arithmetic operation on said data by 32 bits using said sixteenth order generative polynomial;
- a third arithmetic operation section to perform a third arithmetic operation on said data of 32 bits and on a first arithmetic operation result of 16 bits being obtained at a midpoint in said first arithmetic operation section using said sixteenth order generative polynomial;
- a fourth arithmetic operation section to perform a fourth arithmetic operation on said data by 32 bits using said sixteenth order generative polynomial;
- and
- a fifth arithmetic operation section to perform a fifth arithmetic operation on said data of 32 bits, said first arithmetic operation result, and a second arithmetic operation result of 16 bits being obtained at a midpoint in said second arithmetic operation section using said sixteenth order generative polynomial.
Dependencies are inferred from the claim text.