Method of generating test pattern for integrated circuit
AssigneeNEC Electronics Corporation
InventorHisashi Yamauchi
Life of this patent
Estimating the term…
Loading patent…
AssigneeNEC Electronics Corporation
InventorHisashi Yamauchi
Estimating the term…
A method for preventing the scale of a circuit from being extended and for preventing noise from being generated by a simultaneous value change in output buffers includes: the first process of checking the number of output buffers 15A through 15D whose output values change when boundary scan cells 13E through 13H output input patterns; the second process of checking the noise value generated by the change in the output values when all output values from the output buffers checked in the first process change; the third process of selecting the output buffer from the buffers checked in the first process such that the noise value checked in the second process can be within the noise allowable value; and the fourth process of outputting as a test pattern a pattern obtained by amending the input pattern such that the output value of the output buffer selected in the third process can change.
A method of generating a test pattern for an integrated circuit set in m scan flip-flops (m indicates any natural number) when m outputs from a logical circuit are applied to m output terminals through m scan flip-flops and m output buffers, comprising:
A method of generating a test pattern for an integrated circuit set in m scan flip-flops (m indicates any natural number) when m outputs from a logical circuit are applied to m output terminals through m scan flip-flops and m output buffers, and n (n indicates any natural number) outputs from the logical circuit are applied to n output terminals through n output buffers, and without passing through said m scan flip-flops, comprising:
A method of generating a test pattern for an integrated circuit set in m scan flip-flops (m indicates any natural number) when m outputs from a logical circuit are applied to m output terminals through m scan flip-flops and m output buffers, comprising:
Dependencies are inferred from the claim text.