Hybrid adaptive equalizer for optical communications systems
AssigneeMitsubishi Electric Research Laboratories, Inc.
InventorsPhilip Orlik, Jinyun Zhang
Life of this patent
Estimating the term…
Abstract
A method equalizes a received signal in an optical communications system. The received signal is passed through an analog delay line where it is tapped to generate a set of delayed copies of the received signal. In a set of analog multipliers, each delayed copy of the received signal is multiplied by a corresponding weight to generate a set of weighted signals that are then summed to produce an output signal. The output signal is thresholded and subtracted from the output signal to produce an error signal, which is periodically sampled. In a digital weight updating circuit, the weights are produced from digitized versions of the sampled error signal and samples of the delayed copies of the received signal.
Claims7
A method for equalizing a received signal in an optical communications system, comprising:
- passing the received signal through an analog delay line;
- tapping the analog delay line to generate a set of delayed copies of the received signal;
- multiplying, in a set of analog multipliers, each delayed copy of the received signal by a corresponding weight of a set of weights to generate a set of weighted signals;
- summing the weighted signals to produce an output signal;
- thresholding the output signal;
- subtracting the thresholded output signal from the output signal to produce an error signal;
- periodically sampling the error signal and the delayed copies of the received signal;
- and
- determining, in a digital weight updating circuit, the set of weights from digitized versions of the sampled error signal and the delayed copies of the received signal.
A system for equalizing a received signal in an optical communications system, comprising:
- an analog delay line connected to the received signal;
- taps to generate a set of delayed copies of the received signal;
- a set of analog multipliers, each multiplier generating a weighted signal;
- an adder summing the weighted signals to produce an output signal;
- a comparator thresholding the output signal;
- means for subtracting the thresholded output signal from the output signal to produce an error signal;
- means for periodically sampling the error signal and the delayed copies of the received signal;
- and
- a weight updating circuit determining the weights for the multipliers from digitized versions of the sampled error signal and the delayed copies of the received signal.
Dependencies are inferred from the claim text.