Bond pad design
AssigneeLSI Logic Corporation
InventorsDerryl D. J. Allman, Charles E. May
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsDerryl D. J. Allman, Charles E. May
Estimating the term…
A bonding pad for an integrated circuit, where the bonding pad overlies a fragile dielectric layer. A lower metal layer stack overlies the fragile dielectric layer, and a hard dielectric layer overlies the lower metal layer stack. An upper metal layer stack overlies the hard dielectric layer, where the upper metal layer stack forms voids extending into the upper metal layer stack from an exposed upper surface of the upper metal layer stack. The voids define deformable protrusions in the upper surface of the upper metal layer stack, for at least partially absorbing forces applied to the bonding pad during a bonding operation. Electrically conductive vias extend from the lower metal layer stack through the hard dielectric layer to the upper metal layer stack, and electrically connect the lower metal layer stack to the upper metal layer stack.
A bonding pad for an integrated circuit, where the bonding pad overlies a fragile dielectric layer, the bonding pad comprising:
Dependencies are inferred from the claim text.