US 7,022,568 B2 · Semiconductor integrated circuit device and process for manufacturing the same · patentgrep

Loading patent…

Abstract

A SRAM of complete CMOS type having its memory cell composed of six MISFETs, in which a pair of local wiring lines for connecting the input/output terminals of CMOS inverters are formed of a refractory metal silicide layer formed over a first conducting layer constituting the individual gate electrodes of the drive MISFETs, the transfer MISFETs and the load MISFETs of the memory cell and in which a reference voltage line formed over the local wiring lines is arranged to be superposed over the local wiring lines to form a capacity element. Moreover, the capacity element is formed between the local wiring lines and the first conducting layer by superposing the local wiring lines over the first conducting layer. Moreover, the local wiring lines are formed by using resistance lowering means such as silicification. In addition, there are made common the means for lowering the resistance of the gate electrode of the transfer MISFETs and the means for forming the local wiring lines.

Claims23

Dependent claims

A method of manufacturing a semiconductor integrated circuit device, comprising steps of:

providing a semiconductor substrate with a memory cell including a first first-channel MISFET, a second first-channel MISFET, a first second-channel MISFET and a second second-channel MISFET, each having a gate electrode formed over said substrate and each having a source region and a drain region formed in said substrate, wherein a first insulating film is formed on said gate electrodes of said first and second first-channel MISFETs and said first and second second-channel MISFETs;
forming a first conductive film and a second conductive film on said first insulating film such that said first conductive film is electrically connected to said drain region of said first first-channel MISFET, said drain region of said first second-channel MISFET, said gate electrode of said second first-channel MISFET, and said gate electrode of said second second-channel MISFET, and such that said second conductive film is electrically connected to said drain region of said second first-channel MISFET, said drain region of said second second-channel MISFET, said gate electrode of said first first-channel MISFET, and said gate electrode of said first second-channel MISFET;
forming a dielectric film on said first conductive film and said second conductive film;
and
forming a third conductive film on said dielectric film so as to cover substantially all over said first conductive film and said second conductive film such that said first conductive film, said dielectric film, and said third conductive film form a capacitor element and such that said second conductive film, said dielectric film, and said third conductive film form a capacitor element.

2 more elements

A method of manufacturing a semiconductor integrated circuit device, comprising steps of:

providing a semiconductor substrate with a memory cell including a first first-channel MISFET, a second first-channel MISFET, a first second-channel MISFET and a second second-channel MISFET, each having a gate electrode formed over said substrate and each having a source region and a drain region formed in said substrate, wherein a first insulating film is formed on said gate electrodes of said first and second first-channel MISFETs and said first and second second-channel MISFETs;
forming a first conductive film and a second conductive film on said first insulating film such that said first conductive film is electrically connected to said drain region of said first first-channel MISFET, said drain region of said first second-channel MISFET, said gate electrode of said second first-channel MISFET, and said gate electrode of said second second-channel MISFET, and such that said second conductive film is electrically connected to said drain region of said second first-channel MISFET, said drain region of said second second-channel MISFET, said gate electrode of said first first-channel MISFET, and said gate electrode of said first second-channel MISFET;
forming a dielectric film on said first conductive film and said second conductive film;
and
forming a third conductive film on said dielectric film so as to extend over said first and said second conductive films, said drain region of said first first-channel MISFET, said drain region of said second first-channel MISFET, said drain region of said first second-channel MISFET, and said drain region of said second second-channel MISFET, wherein said first conductive film, said dielectric film, and said third conductive film form a capacitor element, and wherein said second conductive film, said dielectric film, and said third conductive film form a capacitor element.

2 more elements

A method of manufacturing a semiconductor integrated circuit device, comprising steps of:

providing a semiconductor substrate with a memory cell including a first first-channel MISFET, a second first-channel MISFET, a first second-channel MISFET and a second second-channel MISFET, each having a gate electrode formed over said substrate and each having a source region and a drain region formed in said substrate, wherein a first insulating film is formed on said gate electrodes of said first and second first-channel MISFETs and said first and second second-channel MISFETs;
forming a first conductive film and a second conductive film on said first insulating film such that said first conductive film is electrically connected to said drain region of said first first-channel MISFET, said drain region of said first second-channel MISFET, said gate electrode of said second first-channel MISFET, and said gate electrode of said second second-channel MISFET, and such that said second conductive film is electrically connected to said drain region of said second first-channel MISFET, said drain region of said second second-channel MISFET, said gate electrode of said first first-channel MISFET, and said gate electrode of said first second-channel MISFET;
forming a dielectric film on said first conductive film and said second conductive film;
and
forming a third conductive film on said dielectric film so as to extend over said first conductive film and said second conductive film, said drain region of said first first-channel MISFET and said drain region of said second first-channel MISFET, wherein said first conductive film, said dielectric film, and said third conductive film form a capacitor element, and wherein said second conductive film, said dielectric film, and said third conductive film form a capacitor element.

2 more elements

A method of manufacturing a semiconductor integrated circuit device, comprising steps of:

providing a semiconductor substrate with a memory cell including a first first-channel MISFET, a second first-channel MISFET, a first second-channel MISFET and a second second-channel MISFET, each having a gate electrode formed over said substrate and each having a source region and a drain region formed in said substrate, wherein a first insulating film is formed on said gate electrodes of said first and second first-channel MISFETs and said first and second second-channel MISFETs;
forming a first conductive film and a second conductive film on said first insulating film such that said first conductive film is electrically connected to said drain region of said first first-channel MISFET, said drain region of said first second-channel MISFET, said gate electrode of said second first-channel MISFET, and said gate electrode of said second second-channel MISFET, and such that said second conductive film is electrically connected to said drain region of said second first-channel MISFET, said drain region of said second second-channel MISFET, said gate electrode of said first first-channel MISFET, and said gate electrode of said first second-channel MISFET;
forming a dielectric film on said first conductive film and said second conductive film;
and
forming a third conductive film on said dielectric film so as to extend over said first and said second conductive films, said first first-channel MISFET and said second first-channel MISFET, wherein said first conductive film, said dielectric film, and said third conductive film form a capacitor element, and wherein said second conductive film, said dielectric film, and said third conductive film form a capacitor element.

2 more elements

A method of manufacturing a semiconductor integrated circuit device, comprising steps of:

providing a semiconductor substrate with a plurality of memory cells arranged in a first direction and in a second direction crossing said first direction,
each of said memory cells including a first n-channel MISFET, a second n-channel MISFET, a first p-channel MISFET and a second p-channel MISFET,
each of said first and said second n-channel MISFETs having a gate electrode formed on a semiconductor substrate, and a source region and a drain region formed in said semiconductor substrate,
each of said first and said second p-channel MISFETs having a gate electrode formed on said semiconductor substrate, and a source region and a drain region formed in said semiconductor substrate, and
each of said first and said second n-channel MISFETs arranged to be spaced from said first and said second p-channel MISFETs in said first direction;
forming a first conductive film and a second conductive film on said semiconductor substrate, and formed from a different conductive layer from said gate electrodes of said MISFETs with an insulating film interposed therebetween,
said first conductive film being electrically connected to said drain region of said first n-channel MISFET, said drain region of said first p-channel MISFET, said gate electrode of said second n-channel MISFET, and said gate electrode of said second p-channel MISFET, and
said second conductive film being electrically connected to said drain region of said second n-channel MISFET, said drain region of said second p-channel MISFET, said gate electrode of said first n-channel MISFET, and said gate electrode of said first p-channel MISFET;
and
forming a capacitor electrode of capacitor elements over adjacent memory cells arranged in said first direction such that said capacitor electrode extends over said first conductive films and said second conductive films in said adjacent memory cells arranged in said first direction, wherein said capacitor elements comprise said capacitor electrode and said first conductive films of said memory cells, and wherein said capacitor elements comprise said capacitor electrode and said second conductive films of said memory cells.

7 more elements

A method of manufacturing a semiconductor integrated circuit device, comprising steps of:

providing a semiconductor substrate with a plurality of memory cells arranged in a first direction and in a second direction crossing said first direction,
each of said memory cells including a first n-channel MISFET, a second n-channel MISFET, a first p-channel MISFET and a second p-channel MISFET,
each of said first and said second n-channel MISFETs having a gate electrode formed on a semiconductor substrate, and a source region and a drain region formed in said semiconductor substrate,
each of said first and said second p-channel MISFETs having a gate electrode formed on said semiconductor substrate, and a source region and a drain region formed in said semiconductor substrate;
forming a first conductive film and a second conductive film on said semiconductor substrate and comprised of a different conductive layer than that of said MISFETs, with an insulating film interposed therebetween,
said first conductive film being electrically connected to said drain region of said first n-channel MISFET, said drain region of said first p-channel MISFET, said gate electrode of said second n-channel MISFET, and said gate electrode of said second p-channel MISFET, and
said second conductive film being electrically connected to said drain region of said second n-channel MISFET, said drain region of said second p-channel MISFET, said gate electrode of said first n-channel MISFET, and said gate electrode of said first p-channel MISFET;
and
forming a capacitor electrode of capacitor elements over adjacent memory cells arranged in said first direction and adjacent memory cells arranged in said second direction such that said capacitor electrode extends over said first conductive film and said second conductive film in said adjacent memory cells arranged in said first direction and said adjacent memory cells arranged in said second direction, said capacitor elements comprising said capacitor electrode and said first conductive film of said memory cells, and
said capacitor elements comprising said capacitor electrode and said second conductive film of said memory cells.

7 more elements

A method of manufacturing a semiconductor integrated circuit device, comprising steps of:

providing a semiconductor substrate with memory cells arranged in a first direction and in a second direction crossing said first direction,
each of said memory cells including a first n-channel MISFET, a second n-channel MISFET, a first p-channel MISFET and a second p-channel MISFET,
each of said first and said second n-channel MISFETs having a gate electrode formed on a semiconductor substrate, and a source region and a drain region formed in said semiconductor substrate,
each of said first and said second p-channel MISFETs having a gate electrode formed on said semiconductor substrate, and a source region and a drain region formed in said semiconductor substrate;
forming a first conductive film and a second conductive film on said semiconductor substrate and comprised of a different conductive layer than that of said gate electrodes of said MISFETs, with an insulating film interposed therebetween,
said first conductive film being electrically connected to said drain region of said first n-channel MISFET, said drain region of said first p-channel MISFET, said gate electrode of said second n-channel MISFET, and said gate electrode of said second p-channel MISFET,
said second conductive film being electrically connected to said drain region of said second n-channel MISFET, said drain region of said second p-channel MISFET, said gate electrode of said first n-channel MISFET, and said gate electrode of said first p-channel MISFET;
and
forming a capacitor electrode of capacitor elements over adjacent memory cells arranged in the first direction such that said capacitor electrode is formed to cover substantially all over said first conductive film and said second conductive film in said adjacent memory cells arranged in said first direction,
said capacitor elements comprising said capacitor electrode and said first conductive film of said memory cells, and
said capacitor elements comprising said capacitor electrode and said second conductive films of said memory cells.

8 more elements

A method of manufacturing a semiconductor integrated circuit device, comprising steps of:

forming a semiconductor substrate with memory cells arranged in a first direction and in a second direction crossing said first direction,
each of said memory cells including a first n-channel MISFET, a second n-channel MISFET, a first p-channel MISFET and a second p-channel MISFET,
each of said first and said second n-channel MISFETs having a gate electrode formed on a semiconductor substrate, and a source region and a drain region formed in said semiconductor substrate,
said first and said second n-channel MISFETs being arranged to be spaced from said first and said second p-channel MISFETs in said first direction,
each of said first and said second p-channel MISFETs having a gate electrode formed on said semiconductor substrate, and a source and a drain region formed in said semiconductor substrate;
forming a first insulating film on said gate electrodes of said first and second first-channel MISFETs and said first and second second-channel MISFETs;
forming a first conductive film on said first insulating film and electrically connected to said drain region of said first n-channel MISFET, said drain region of said first p-channel MISFET, said gate electrode of said second n-channel MISFET, and said gate electrode of said second p-channel MISFET;
forming a second conductive film on said first insulating film and electrically connected to said drain region of said second n-channel MISFET, said drain region of said second p-channel MISFET, said gate electrode of said first n-channel MISFET, and said gate electrode of said first p-channel MISFET;
and
forming a capacitor electrode of said capacitor elements over adjacent memory cells arranged in said first direction such that said capacitor electrode is formed to cover said first conductive films and said second conductive films in said adjacent memory cells arranged in said first direction,
said capacitor elements comprising said capacitor electrode and said first conductive film of said memory cells, and
said capacitor elements comprising said capacitor electrode and said second conductive film of said memory cells.

9 more elements

Dependencies are inferred from the claim text.

Facts

Application: 10/961,090Filed 12 Oct 2004 · division
Priority: JP 6-11492527 May 1994
Published: US 2005/0062077 A124 Mar 2005
Granted: 4 Apr 2006
Term ends: Not estimatedThe source records don’t support an estimate.

Classification13 codes

Family

Application08/451,117Parent of this continuation · filed 25 May 1995
Application08/880,736Parent of this division · filed 23 Jun 1997
US 5,754,467 AParent of this continuation · filed 19 May 1998
Application09/334,266Parent of this division · filed 16 Jun 1999
US 5,946,565 AParent of this division · filed 31 Aug 1999
Application09/755,184Parent of this continuation · filed 8 Jan 2001
US 6,211,084 B1Parent of this division · filed 3 Apr 2001
Application10/304,045Parent of this continuation · filed 26 Nov 2002
US 6,548,885 B2Parent of this continuation · filed 15 Apr 2003
Application10/866,874Parent of this division · filed 15 Jun 2004
US 2005/0062077 A1Pre-grant publication · published 24 Mar 2005
US 6,809,399 B2Parent of this continuation
Application10/866,874Parent of this continuation
Application09/755,184Parent of this division
Application08/880,736Parent of this continuation
US 2001/0019641 A1Published application
US 2003/0122159 A1Published application
US 2004/0264274 A1Published application
US 6,211,004 B1Related patent
US 7,023,071 B2Related patent
US 7,022,568 B2This patent

From the US filing history. Foreign family members aren’t listed.

Timeline

Citations

Open elsewhere