Semiconductor device and manufacturing method thereof
AssigneeFujitsu Limited
InventorMakoto Yasuda
Life of this patent
Estimating the term…
Abstract
The present invention includes one wiring or a plurality of wirings and an MIM capacitor formed by capacity coupling of a lower electrode which is connected to an upper surface of the wiring(s) and an upper electrode. The lower electrode is comprised of a material preventive of diffusion of a material of the wiring(s), and it embraces the wiring(s).
Drawings
Claims9
A semiconductor device, comprising:
- a capacitor formed by capacity coupling of a lower electrode and an upper electrode,
- a plurality of first wirings having an upper surface completely covered with said lower electrode the first wirings being connected to said lower electrode respectively;
- a second wiring provided below said plurality of first wirings and connected to said plurality of first wirings;
- wherein the lower electrode is comprised of a material which would prevent diffusion of a material of said plurality of first wirings;
- and
- wherein said plurality of first wirings are in direct contact with the lower electrode.
Dependencies are inferred from the claim text.