Data processing circuit for temporarily suspending data recording onto a disk
AssigneeSanyo Electric Co., Ltd.
InventorAkira Tsukihashi
Life of this patent
Estimating the term…
Abstract
To resume data writing onto a disk, a recording start position detection means (19) detects a recording start position, and a synchronous setting means (20) synchronizes recording data with recorded data on a disk so that recording data successive to the recorded data on the disk can be additionally written onto the disk without a break. Data writing onto a disk is suspended until an amount of data equivalent to data writing capacity has been stored in the buffer memory (13). Data writing is resumed upon detection of the fact that an amount of data equivalent to data writing capacity has been stored in the buffer memory (13). With the above, power consumption can be reduced during a period when recording capability of a disk recording device exceeds the data transfer speed.
Claims8
A recording data processing circuit for processing received data sent at a slower data transmission speed than a data processing speed at which to write recording data onto a non-erasable, write-once disk, comprising:
- a buffer memory for temporarily storing the received data;
- a data processing circuit for preparing the recording data to record onto the disk, based on the received data read from the buffer memory;
- a system control circuit for controlling writing and reading of the received data with respect to the buffer memory, and operation of the data processing circuit, and
- a writing circuit for writing the recorded data supplied from the data processing circuit, onto the disk,
- wherein
- the system control circuit suspends operation of the data processing circuit until an amount of received data equivalent to a predetermined writing capacity has been stored in the buffer memory, and releases suspension of the operation of the data processing circuit when an amount of received data equivalent to the predetermined writing capacity has been stored in the buffer memory, said data processing circuit for recording data being placed in a suspended state by interrupting the power supply or by halting the supply of an operation clock,
- wherein
- the system control circuit stores an address successive to an address of received data last recorded onto the disk, as a recording start address on the disk, and controls the writing circuit so as to write the recording data supplied from the data processing circuit onto the disk at the recording start address,
- and wherein
- the system control circuit synchronizes the recording data to be newly recorded onto the disk, supplied from the data processing circuit to the writing circuit, with recording data recorded on the disk, said data processing circuit being operated in synchronism with a reproduction clock obtained by reproducing the data already recorded on the disk.
A recording data processing circuit for processing received data sent at a slower data transmission speed than a data processing speed at which to write recording data onto a disk, and recording the recording data onto the disk, comprising;
- a buffer memory for temporarily storing the received data;
- a data processing circuit for preparing the recording data to record onto the disk, based on the received data read from the buffer memory;
- a system control circuit for controlling writing and reading of the received data with respect to the buffer memory, and operation of the data processing circuit, and
- a writing circuit for writing the recording data supplied from the data processing circuit onto the disk,
- wherein
- the system control circuit suspends operation of the data processing circuit and writing of the recording data onto the disk by the writing circuit until an amount of received data equivalent to a predetermined writing capacity has been stored in the buffer memory, and releases suspension of the operation of the data processing circuit to resume writing of the recording data onto the disk by the writing circuit when an amount of received data equivalent to the predetermined writing capacity has been stored in the buffer memory, said data processing circuit being placed in a suspended state by interrupting the power supply or by halting the supply of an operation clock;
- wherein the system control circuit stores an address successive to an address of received data last recorded onto the disk, as a recording start address on the disk, and controls the writing circuit so as to write the recording data supplied from the data processing circuit onto the disk at the recording start address, and
- wherein the system control circuit synchronizes the recording data to be newly recorded onto the disk, supplied from the data processing circuit to the writing circuit, with recording data recorded on the disk, said data processing circuit being operated in synchronism with a reproduction clock obtained by reproducing the data already recorded on the disk.
Dependencies are inferred from the claim text.