Back to results
US 6,904,442 B1Granted
Method of implementing logic functions using a look-up-table
AssigneeCypress Semiconductor Corporation
InventorsMichael T. Moore, Haneef D. Mohammed
Life of this patent
Estimating the term…
Abstract
An apparatus comprising one or more look-up-tables (LUTs). The LUTs may be configured to provide logical functions. The one or more LUTs are generally implemented within a multiport memory.
Claims20
An apparatus comprising:
- a first look-up-table configured to generate a first partial product signal from a first address formed by concatenating a first input signal and a second input signal;
- a second look-up-table configured to generate a second partial product signal from a second address formed by concatenating a third input signal and a fourth input signal;
- and
- a logic circuit configured to generate an output signal in response to said first partial product signal and said second partial product signal, wherein said first look-up-table and said second look-up-table are implemented within a multiport memory.
1 more element
An apparatus comprising:
- means for generating a first partial product signal by looking-up a first address formed by concatenating a first input signal and a second input signal to a multiport memory;
- means for generating a second partial product signal by looking-up a second address formed by concatenating a third input signal and a fourth input signal to said multiport memory;
- and
- means generating an output signal in response to said first partial product signal and said second partial product signal.
1 more element
A method for implementing logical functions, comprising the steps of:
- (A) generating a first partial product signal by looking-up an address formed by concatenating a first input signal and a second input signal to a multiport memory;
- (B) generating a second partial product signal by looking-up a second address formed by concatenating a third input signal and a fourth input signal to said multiport memory;
- and
- (C) generating an output signal in response to said first partial product signal and said second partial product signal.
1 more element
Dependencies are inferred from the claim text.