US 6,901,126 B1Granted

Time division multiplex data recovery system using close loop phase and delay locked loop

AssigneeTexas Instruments Incorporated

InventorRichard Gu

Life of this patent

Estimating the term…

Loading patent…

Abstract

A time division multiplex data recovery system using a closed-loop phase lock loop (PLL) and delay locked loop (DLL) is disclosed. In other words, one closed loop comprises both a phase locked loop (PLL) and a delay locked loop (DLL) in a novel time division multiplex data recovery system. This new architecture comprises a 4 stage Voltage Controlled Oscillator (VCO) used to generate 8 clock signals, 45 degrees phase shifted from one another, for 8 receivers to do the oversampling. An interpolator tracks the received data signal and feeds it back to the Phase/Frequency Detector (PFD). The PFD has a second input of the reference clock which the PFD uses along with the interpolator input to correct the frequency of the PLL. The PLL operates at a high bandwidth. The DLL's bandwidth is several orders lower than the PLL. The DLL activates only a multiplexer and an interpolator continuously, thereby drawing a minimum amount of power.

A time division multiplex data recover system comprising:

a reference clock generator generating a reference clock signal;
a phase frequency comparator having a first input connected to said reference clock generator, a second input and an output generating a voltage proportional to a difference in phase and frequency between a signal received at said first input and a signal received at said second input;
a voltage controlled oscillator having a voltage input connected to said output of said phase frequency comparator and a plurality of clock signal outputs each generating a corresponding clock signal at differing phases, each having a frequency proportional to a voltage received at said voltage input, said plurality of clock signals including a sampling clock signal and a leading clock signal having a phase leading said sampling clock signal by 90°;
a data recovery block having an input receiving a time division multiplexed data signal, a first clock input receiving said sampling clock signal and a second clock input receiving said leading clock signal, said data recovery block deserializing the received time division multiplexed data signal by sampling with said sampling clock signal, said data recovery block further sampling the received time division multiplexed data signal with said leading clock signal and generating an early/late signal indicating whether said sampling clock signal is early or late by comparing a value of the received time division multiplexed data signal sampled with said sampling clock signal to a value of the received time division multiplexed data signal sampled with said leading clock signal;
a phase selection circuit connected to said data recovery block and receiving said early/late signal, said phase selection circuit generating an interpolation code indicative of an interpolation amount and a phase select code indicative of one phase sector of a plurality of phase sectors dependent upon said early/late signal, said one phase sector disposed between an adjacent pair of said plurality of clock signals;
a phase interpolator having a plurality of clock inputs receiving said plurality of clock signals at differing phases of said voltage controlled oscillator, an interpolation input receiving said interpolation code and a phase select input receiving said phase select code, and said phase interpolator generating a single output signal of an interpolation of said adjacent pair of said plurality of clock signals corresponding to said interpolation code and said phase select code, said single output signal connected to said second input of said phase frequency comparator.

3 more elements

Abstract

Claims2