Back to results
US 6,889,291 B1Granted
Method and apparatus for cache replacement for a multiple variable-way associative cache
AssigneeIntel Corporation
InventorsSalvador Palanca, Subramaniam Maiyuran
Life of this patent
Estimating the term…
Abstract
A method and apparatus for cache replacement in a multiple variable-way associative cache is disclosed. The method according to the present techniques partitions a cache array dynamically based upon requests for memory from an integrated device having a plurality of processors.
Claims16
A method, comprising:
- dynamically partitioning an N-way set associative cache array in a sharing mode at a first time based upon requests for memory from an integrated device having a plurality of processors, wherein the integrated device includes a graphics processor and a central processing unit;
- and
- dynamically un-partitioning the N-way set associative cache array not in the sharing mode at a second time.
A device comprising:
- an N-way set associative cache memory array dynamically partitioned at a first time when multiple memory requests are received from an integrated device having a plurality of processors,
- wherein the N-way set associative cache array is configured to be dynamically un-partitioned at a second time, and
- wherein the integrated device includes a graphics processor and a central processing unit.
A computer-readable medium having stored thereon a plurality of instructions, said plurality of instructions when executed by a computer, cause said computer to perform the method of:
- dynamically partitioning an N-way set associative cache array at a first time based upon requests for memory from an integrated device having a plurality of processors, wherein the integrated device includes a graphics processor and a central processing unit;
- and
- dynamically un-partitioning the N-way set associative cache array at a second time.
Dependencies are inferred from the claim text.