Asynchronous communication protocol using efficient data transfer formats
AssigneeIntel Corporation
InventorsNicholas Duresky, Sameer Nanavati, Sunil Chaudhari, Corey Gee
Life of this patent
Estimating the term…
Abstract
An embodiment of the present invention includes first and second storage elements. The first storage element stores request information transmitted from a first processor operating at a first frequency. The first and second processors operate at different frequencies. The request information is organized according to a request format. The second storage element stores response information transmitted by a second processor operating at a second frequency different than the first frequency in response to the request information. The response information is organized according to a response format.
Claims34
An apparatus comprising:
- a first storage element to store request information transmitted from a first processor operating at a first frequency, the request information being organized according to a request format;
- a second storage element to store response information transmitted by a second processor in response to the request information, the second processor operating at a second frequency different than the first frequency, the response information being organized according to a response format;
- and
- an access pointer to point to one of the first and second storage elements, the access pointer being accessible by the first and second processors.
A method comprising:
- storing request information in a first storage element, the request information being transmitted from a first processor operating at a first frequency and organized according to a request format;
- storing response information in a second storage element in response to the request information, the response information being transmitted by a second processor operating at a second frequency different than the first frequency and organized according to a response format;
- and
- pointing to one of the first and second storage elements by an access pointer, the access pointer being accessible by the first and second processors.
A system comprising:
- first and second processors operating at different frequencies;
- a bus;
- and
- a buffer subsystem coupled to the first and second processors via the bus, the buffer subsystem comprising:
- a first storage element to store request information transmitted from the first processor, the request information being organized according to a request format, and
- a second storage element to store response information transmitted by the second processor in response to the request information, the response information being organized according to a response format;
- wherein the request format includes a data field and a control field and the control field contains at least one of a data field specifier, the data field specifier specifying at least one of a data write, a write request, a read request, and an external address.
An article of manufacture comprising:
- a machine-accessible medium including data that, when accessed by a machine, causes the machine to perform operations comprising:
- storing request information in a first storage element, the request information being transmitted from a first processor operating at a first frequency and organized according to a request format;
- storing response information in a second storage element in response to the request information, the response information being transmitted by a second processor operating at a second frequency different from the first frequency and organized according to a response format;
- and
- pointing to one of the first and second storage elements by an access pointer, the access pointer being accessible by the first and second processors.
Dependencies are inferred from the claim text.