Back to results
US 6,888,902 B1Granted
Digital variable frequency oscillator
AssigneeNEC Electronics Corporation
InventorTomokazu Kondo
Life of this patent
Estimating the term…
Abstract
Disclosed is a digital variable oscillator which has: a cycle change detector for detecting the change of cycle between two input data; a decoder for outputting a predetermined signal in relation to the detection result of the cycle detector; an adder for adding signal output from the decoder a predetermined time; and a frequency adjuster for adjusting the frequency of window signal in relation to the addition result of the adder.
Claims9
A digital variable oscillator, comprising:
- a cycle change detecting means for detecting a change of cycle between two values of an input data;
- a decoder that outputs a predetermined signal in relation to the detection result of said cycle change detecting means;
- an adding means for adding a signal output from said decoder a predetermined number of times;
- a frequency adjusting means for adjusting a frequency of a window signal in relation to the addition result of said adding means;
- and
- a phase adjusting means for adjusting a phase of said window signal, by receiving the detection results of said cycle change detecting means and outputting a load signal to said frequency adjusting means when a cycle of said window signal corresponds to the cycle of said input data such that said input data is input to said frequency adjusting means substantially at a timing corresponding to half of the cycle of said window signal.
3 more elements
A digital variable oscillator, comprising:
- a cycle change detecting means for detecting a change of cycle between two values of an input data;
- a decoder that outputs a predetermined signal in relation to the detection result of said cycle change detecting means;
- an adding means for adding signal output from said decoder a predetermined number of times;
- a frequency adjusting means for adjusting a frequency of a window signal in relation to the addition result of said adding means;
- and
- said cycle change detecting means comprises a register that stores respective counter values of said input data, and a subtracter that calculates a difference between the respective counter values stored in said register.
3 more elements
Dependencies are inferred from the claim text.