Phase comparator circuit
AssigneeNTT Electronics Corporation
InventorsYasuhiko Takeo, Masatoshi Tobayashi, Masaki Hirose, Yukio Akazawa
Life of this patent
Estimating the term…
Loading patent…
AssigneeNTT Electronics Corporation
InventorsYasuhiko Takeo, Masatoshi Tobayashi, Masaki Hirose, Yukio Akazawa
Estimating the term…
A phase detector circuit that prevents a significant loss of lock during input of CIDs (Consecutive Identical Digits) and has a high linearity of a phase to voltage conversion characteristic around a phase-locked point in an operation of comparing phases of random NRZ signals in a phase. By using the phase detector circuit having a circuit configuration containing a delay circuit and a combination of leapt a multiplier circuit and a subtractor circuit, a capability as the PLL circuit of preventing the significant loss of lock can be realized. In addition, since a duty cycle of a pulse appearing at an output terminal 3 of a multiplier circuit 62 approaches 50% as a phase-locked state is approached, a distortion in the phase to voltage conversion characteristic does not appear, and thus high linearity of the phase to voltage conversion characteristic around thus phase-locked point can be realized.
A phase detector circuit that receives a random NRZ signal Vi(t) having a period of T and a signal Vi(t−θT/2π) having the same period and pattern as those of the signal Vi(t) and delayed from the signal Vi(t) by θ in phase, and outputs a signal including a DC voltage component associated with a phase difference θ between said two signals,
A phase detector circuit that outputs a signal including a DC voltage component associated with a phase difference between two input signals, comprising:
A phase detector circuit that outputs a signal including a DC voltage component associated with a phase difference between two input signals, comprising:
A phase detector circuit that receives a random NRZ signal Vi(t) having a period of T and a signal Vi(t−θT/2π) having the same period and pattern as those of the signal Vi(t) and delayed from the signal Vi(t) by θ in phase, and outputs a signal including a DC voltage component associated with a phase difference θ between said two signals,
A phase detector circuit that outputs a DC voltage signal associated with a phase difference between an input random NRZ signal and a second signal related to said input random NRZ signal, comprising:
Dependencies are inferred from the claim text.