Silicon object array with unidirectional segmented bus architecture
AssigneeMathStar, Inc.
InventorsKevin E. Atkinson, Timothy H. Dwyer, Ryan C. Johnson, Mark D. Elpers, Dirk R. Helgemo
Life of this patent
Estimating the term…
Loading patent…
AssigneeMathStar, Inc.
InventorsKevin E. Atkinson, Timothy H. Dwyer, Ryan C. Johnson, Mark D. Elpers, Dirk R. Helgemo
Estimating the term…
A logic array is provided, which includes a plurality of unidirectional segmented buses connecting a plurality of processing elements, called silicon objects, within an integrated circuit. The bus includes a string of unidirectional bus segments. Each silicon object includes a bus input coupled to one of the bus segments in the first bus, and a bus output coupled to a next subsequent one of the bus segments in the first bus. A landing circuit is coupled to the bus input for receiving digital information from the bus input. A function-specific logic block is coupled to an output of the landing circuit and has a result output. Each silicon object further includes a multiplexer having first and second inputs coupled to the bus input and the result output, respectively, and having an output coupled to the bus output.
A logic array comprising:
A logic array comprising:
A method of communicating digital values between silicon objects on an integrated circuit, the method comprising:
Dependencies are inferred from the claim text.